NDLI: High speed layout synthesis for minimum-width CMOS logic cells via Boolean satisfiability

Please wait, while we are loading the content...

System level design technology for realizing an ambient intelligent environment

Fast, predictable and low energy memory references through architecture-aware compilation

Abstraction and optimization of consistent floorplanning with pillar block constraints

Analog circuit behavioral modeling via wavelet collocation method with auto-companding

Register binding and port assignment for multiplexer optimization

TranGen: a SAT-based ATPG for path-oriented transition faults

Toward mobile phone Linux

Performance-driven global placement via adaptive network characterization

CrtSmile: a CAD tool for CMOS RF transistor substrate modeling incorporating layout effects

Timing optimization by replacing flip-flops to latches

Efficient RT-level fault diagnosis methodology

Object-oriented modeling and synthesis of SystemC specifications

A multiple level network approach for clock skew minimization with process variations

A large-current-output boosted voltage generator with non-overlapping clock control for sub-1-V memory applications

Efficient translation of boolean formulas to CNF in formal verification of microprocessors

Opportunities with the open architecture test system

C-based behavioral synthesis and verification analysis on industrial design examples

A place and route aware buffered Steiner tree construction

Decode filter cache for energy efficient instruction cache hierarchy in super scalar architectures

Multiple specifications radio-frequency integrated circuit design with automatic template-driven layout retargeting

Model checking on state transition diagram

Tradeoff routing resource, runtime and quality in buffered routing

2.5D system integration: a design driven system implementation schema

Embedded software generation from system level design languages

MOSFET modeling for RF-CMOS design

Hierarchical random-walk algorithms for power grid analysis

Design of real-time VGA 3-D image sensor using mixed-signal techniques

Preserving synchronizing sequences of sequential circuits after retiming

The integration of vehicles into a ubiquitous computing environment computing and networking technologies for vehicles

Complexity analysis and speedup techniques for optimal buffer insertion with minimum cost

Verification of timed circuits with symbolic delays

Minimizing energy consumption of multiple-processors-core systems with simultaneous task allocation, scheduling and voltage assignment

A fast congestion estimator for routing with bounded detours

Representative frequency for interconnect R(f)L(f)C extraction

Interconnect capacitance estimation for FPGAs

An SoC architecture and its design methodology using unifunctional heterogeneous processor array

Toward stochastic design for digital circuits: statistical static timing analysis

Parametric reduced order modeling for interconnect analysis

Future reconfigurable computing system

Enabling on-chip diversity through architectural communication design

Instruction buffering exploration for low energy VLIWs with instruction clusters

A non-iterative model for switching window computation with crosstalk noise

Minimization of the expected path length in BDDs based on local changes

Automatic process migration of datapath hard IP libraries

ASP-DAC 2004 General Chair's Message

Predictable design of low power systems by pre-implementation estimation and optimization

Space-planning: placement of modules with controlled empty area by single-sequence

High-level modeling of continuous--time ΔΣ A/D-converters using formal models

A thread partitioning algorithm in low power high-level synthesis

Longest path selection for delay test under process variation

Power control of CDMA systems with successive interference cancellation using the knowledge of battery power capacity

Temperature-aware global placement

NSGA-based parasitic-aware optimization of a 5GHz low-noise VCO

Enhancing the performance of multi-cycle path analysis in an industrial setting

Design diagnosis using Boolean satisfiability

Application of UML for hardware design based on design process model

Layout techniques for on-chip interconnect inductance reduction

Effects of noise and nonlinearity on the calibration of a non-binary capacitor array in a successive approximation analog-to-digital converter

Using positive equality to prove liveness for pipelined microprocessors

New opportunities with the open architecture test system

Using C based logic synthesis to bridge the productivity gap

An efficient routing tree construction algorithm with buffer insertion, wire sizing and obstacle considerations

Mixed-clock issue queue design for energy aware, high-performance cores

Hierarchical extraction and verification of symmetry constraints for analog layout automation

Efficient reachability checking using sequential SAT

Practical methodology of post-layout gate sizing for 15% more power saving

An HMAC processor with integrated SHA-1 and MD5 algorithms

Fast and accurate timed execution of high level embedded software using HW/SW interface simulation model

RF design methodologies bridging system-IC-module design

A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery

A bandwidth and memory efficient MPEG-4 shape encoder

A fast method to derive minimum SOPs for decomposable functions

A buffer planning algorithm with congestion optimization

Improved symbolic simulation by functional-space decomposition

Dynamic voltage scaling of periodic and aperiodic tasks in priority-driven systems

Accurate and efficient flow based congestion estimation in floorplanning

A mixed-mode extraction flow for high performance microprocessors

Area-minimal algorithm for LUT-based FPGA technology mapping with duplication-free restriction

Instruction set and functional unit synthesis for SIMD processor cores

Physical CAD changes to incorporate design for lithography and manufacturability

Realizable parasitic reduction for distributed interconnects using matrix pencil technique

Bandwidth tracing arbitration algorithm for mixed-clock SoC with dynamic priority adaptation

A static and dynamic energy reduction technique for I-cache and BTB in embedded processors

Gate delay calculation considering the crosstalk capacitances

Minimization of memory size for heterogeneous MDDs

Priority assignment optimization for minimization of current surge in high performance power efficient clock-gated microprocessor

Techical Program Co-Chairs' Message

EuroSoC: towards a joint university/industry research infrastructure for system on chip and system in package

Layer assignment for reliable system-on-package

High-frequency noise in RF active CMOS mixers

Minimization of fractional wordlength on fixed-point conversion for high-level synthesis

SRAM delay fault modeling and test algorithm development

Rate analysis for streaming applications with on-chip buffer constraints

High speed layout synthesis for minimum-width CMOS logic cells via Boolean satisfiability

Analytical expressions for phase noise eigenfunctions of LC oscillators

An approach for reducing dynamic power consumption in synchronous sequential digital designs

Testable design of GRM network with EXOR-tree for detecting stuck-at and bridging faults

A cosynthesis algorithm for application specific processors with heterogeneous datapaths

Piecewise quadratic waveform matching with successive chord iteration

Jitter spectral extraction for multi-gigahertz signal

On deriving equivalent architecture model from system specification

Open architecture tester: what is a key issue of OAT?

Modeling of coplanar waveguide for buffered clock tree

Power-performance trade-off using pipeline delays

Multi-level placement with circuit schema based clustering in analog IC layouts

Exploiting state encoding for invariant generation in induction-based property checking

Interconnect design methods for memory design

Design methodology for IRA codes

Energy efficient code generation exploiting reduced bit-width instruction set architectures (rISA)

Large-scale linear circuit simulation with an inversed inductance matrix

A sub-mW MPEG-4 motion estimation processor core for mobile video application

Efficient computation of canonical form for Boolean matching in large libraries

Buffer allocation algorithm with consideration of routing congestion

Improving simulation-based verification by means of formal methods

Fast and efficient voltage scheduling by evolutionary slack distribution

A coupling and crosstalk considered timing-driven global routing algorithm for high performance circuit design

An efficient method MEGCR for solving systems with multiple right-hand sides in 3-D parasitic inductance extraction

Temporal floorplanning using 3D-subTCG

A high performance bus communication architecture through bus splitting

SPICE compatible circuit models for partial reluctance K

A novel memory size model for variable-mapping in system level design

Resource-constrained low-power bus encoding with crosstalk delay elimination

A simplified transmission-line based crosstalk noise model for on-chip RLC wiring

Combining ordered best-first search with branch and bound for exact BDD minimization

High-level area and power-up current estimation considering rich cell library

University LSI Design Contest

On handling arbitrary rectilinear shape constraint

On mismatch in the deep sub-micron era - from physics to circuits

A procedure for obtaining a behavioral description for the control logic of a non-linear pipeline

An efficient design of non-linear CA based PRPG for VLSI circuit testing

An integrated approach to timing-driven synthesis and placement of arithmetic circuits

Analysis of MOS cross-coupled LC-tank oscillators using short-channel device equations

Low power design using dual threshold voltage

Test data compression technique using selective don't-care identification

Design methodology for SoC arthitectures based on reusable virtual cores

Optimal design of high fan-in multiplexers via mixed-integer nonlinear programming

A 35 dB-linear exponential function generator for VGA and AGC applications

On compliance test of on-chip bus for SOC

Open architecture test system: not why but when!

Exploiting program execution phases to trade power and performance for media workload

Optimal planning for mesh-based power distribution

Memory access driven storage assignment for variables in embedded system design

DEPOGIT: dense power-ground interconnect architecture for physical design integrity

Analog LSI for motion detection of approaching object with simple-shape recognition based on lower animal vision

Disjoint-support Boolean decomposition combining functional and structural methods

Integrating buffer planning with floorplanning for simultaneous multi-objective optimization

Parallel verilog simulation: architecture and circuit partition

Minimizing energy consumption of hard real-time systems with simultaneous tasks scheduling and voltage assignment using statistical data

Timing-constrained congestion-driven global routing

Fast and accurate extraction of 3-D interconnect resistance: improved quasi-multiple medium accelerated BEM method

ReCSiP: a reconfigurable cell simulation platform: accelerating biological applications with FPGA

Automatic generation of bus functional models from transaction level models

Frequency-dependent reluctance extraction

A compressed frame buffer to reduce display power consumption in mobile systems

Compiler based exploration of DSP energy savings by SIMD operations

Satisfiability and integer programming as complementary tools

Keynote Addresses

Robust fixed-outline floorplanning through evolutionary search

Combinatorial group testing methods for the BIST diagnosis problem

Layer assignment for crosstalk risk minimization

Technology mapping and packing for coarse-grained, anti-fuse based FPGAs

Re-configurable embedded core test protocol

Adaptive supply voltage technique for low swing interconnects

A high efficiency 0.5W BTL class-D audio amplifier with RWDM technique

New opportunities with the open architecture test system

LPRAM: a low power DRAM with testability

350nm CMOS test-chip for architecture verification of real-time QVGA color-video segmentation at the 90nm technology node

Transduction method for design of logic cell structure

Efficient octilinear Steiner tree construction based on spanning graphs

Concept and extraction method of ESD-critical parameters for function-based layout-level ESD protection circuit design verification

SmartGlue: an interface controller with auto reconfiguration for field programmable computing machine

A global bus power optimization methodology for physical design of memory dominated systems by coupling bus segmentation and activity driven block placement

Synthesizable HDL generation method for configurable VLIW processors

ShatterPB: symmetry-breaking for pseudo-Boolean formulas

ASP-DAC 2003 Best Papers

"Signal integrity analysis in the open architecture"

A low-power graphics LSI integrating 29Mb embedded DRAM for mobile multimedia applications

ASP-DAC 2004 Best Papers

Opportunities with the open architecture test system

A high efficiency 0.5W BTL class-D audio amplifier with RWDM technique

ASP-DAC 2004 Organizing Committee

A small-area high-performance 512-point 2-dimensional FFT single-chip processor

ASP-DAC Steering Committee

Fast adaptive DC-DC conversion using dual-loop one-cycle control in standard digital CMOS process

ASP-DAC 2004 Technical Program Committee

A dual-band image-reject mixer for GPS with 64dB image rejection

University LSI Design Contest Committee

Associative memory with fully parallel nearest-Manhattan-distance search for low-power real-time single-chip applications

List of Reviewers

A performance comparison of PLLs for clock generation using ring oscillator VCO and LC oscillator in a digital CMOS process

A reliable low-power fast skew-compensation circuit

A retinal prosthetic device using a pulse-frequency-modulation CMOS image sensor

Compact 12-port multi-bank register file test-chip in 0.35μm CMOS for highly parallel processors

A low power asynchronous Java processor for contactless smart card

An image-sensor-based optical receiver fabricated in a standard 0.35-μm CMOS technology for free-space optical communications

The flexible processor an approach for single-chip hardware emulation by dynamic reconfiguration

A VDD and temperature independent CMOS voltage reference circuit

A dual--band switching digital controller for a buck converter

Golay and wavelet error control codes in VLSI

Timing measurement unit with multi-stage TVC for embedded memories

Development of a waveform sampling front-end ASIC for PET

A dynamic element matching circuit for multi-bit delta-sigma modulators

Design of POP-11 (PDP-11 on programmable chip)

A closed caption TV microcontroller

Improvement of saturation characteristics of a frequency-demodulation CMOS image sensor

Design and implementation of a secret key steganographic micro-architecture employing FPGA

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in