NDLI: An introduction to the simulation of a multiple CPU military communications system

Please wait, while we are loading the content...

A study of interleaved memory systems by trace driven simulation

A dynamic clustering strategy in a demand paging environment

I/O buffer performance in a virtual memory system

Statistical analysis of simulation output data

A simulation method for multi-level data security analysis

Minimization of supervisor conflict for multiprocessor computer systems

A heuristic teleprocessing network design technique

Trace Driven modeling: An update

Workload classification: Problems and techniques

Relationship of software engineering and simulation

Experience with the central server model on a lightly-loaded system

Experience with trace driven modeling

Run-time characteristics of a simulation model

When to stop a simulation run: A case study

An introduction to the simulation of a multiple CPU military communications system

Management of a large computer network simulation project

A queuing model with discrete service speeds

Program testing techniques using simulated execution

A Diagnostic Emulator for HEAO software development

Testing of microprograms using the lockheed SUE microinstruction simulator

Workshop session: Design, implementation and management of large simulation projects

Production and representation of computer system simulation models

Processor System Modeling - a language and simulation system

An introduction to the simulation of a multiple CPU military communications system

Content Provider	ACM Digital Library
Author	Camery, John W. Beatty, Paul T. Norrell, John C. Sprung, James G.
Abstract	All telecommunication systems design, development and support for the Headquarters, Department of the Army, is provided by the Automation Support Detachment. The current operational telecommunication system provides the Army with a full range of communication functions, i.e., receipt, transmission, message validation and online CRT operations, on a dedicated IBM System/360 (Model 50) processor. The system is designed to handle 1500 messages per hour with an average message size of 2000 characters operating on a round-the-clock basis. Design efforts are currently underway to extend the capabilities of the present system and to provide similar operational services to all communication centers within the Pentagon. The proposed system will include a mixture of minicomputers and an IBM System/360 (Model 65) and will support a workload of 6000 messages per hour. The design effort involves computer simulation of the proposed system. This paper describes the development of a comprehensive “system” of three models which represent the Front End Control, Message Processing, and Staff Service Center Subsystems. These models are written in ECSS II and are linked by special message generation modules. The special processing requirements as well as the multiple CPU configuration present some unique modeling situations. The form the model has taken is predicated to a large extent, on the available data. Extensive use is made of hardware and software monitoring of the IBM System/360 (Model 50) and the analysis of message traffic statistics. The modeling of the traffic statistics. The modeling of the input processing is statistically related to the output processing The processing is functionally divided into stages to provide a high level of generality for the models and add uniformity throughout the models. Various simulation statistics are gathered for each stage besides the usual ECSS II generated statistics. Model validation techniques and future uses of the model are described. A discussion of specific simulation techniques and outputs is beyond the scope of this overview document and, therefore, is deferred to future papers.
Starting Page	143
Ending Page	148
Page Count	6
File Format	PDF
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1976-08-10
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in