NDLI: Basil architecture - an hll minicomputer

Please wait, while we are loading the content...

Computer structures: What have we learned from the PDP-11?

A PMS level language for performance evaluation modelling (V-PMS)

A design tool for the multilevel description and simulation of systems of interconnected modules

A course in computer structures

The IEEE Computer Society task force on computer architecture

The minerva multi-microprocessor

A hierarchical, restructurable multi-microprocessor architecture

A multimicroprocessor approach to numerical analysis: An application to gaming problems

A model of interference in a shared resource multiprocessor

A computer simulation facility for packet communication architecture

Cost, performance and size tradeoffs for different levels in a memory hierarchy

An input interface for a real-time digital sound generation system

A microprocessor oriented data acquisition and control system for power system control

Multiprogramming for real-time applications

Basil architecture - an hll minicomputer

Function distribution in computer system architectures

Interface, a dispersed architecture

A design study of a shared resource computing system

Hardware support for inter-process communication and processor sharing

A taxonomy of display processors

Traversing binary tree structures with shift register memories (Recent Results)

Architectural support for system protection (Recent Results)

The design of a user-programmable digital interface (Recent Results)

System design of a grammar-programmable high-level language machine

SMS 101 - A structuredmultimicroprocessor system with deadlock-free operation scheme

Selection schemes for dynamically microcoding fortran programs

The design of a multi-micro-computer system

Design and simulation of the distributed loop computer network (DLCN)

Distribution of functions and control in RPCNET

Efficient message routing in Mega-Micro-Computer networks

An investigation of descriptor oriented architecture

Tagged architecture and the semantics of programming languages: Extensible types

Design data for Algol-60 machines

Cache memories for PDP-11 family computers

Improving the throughput of a pipeline by insertion of delays

On-line architecture tuning using microcapture

A character-oriented context-addressed segment-sequential storage

Some implementations of segment sequential functions

A Self Managing Secondary Memory system

Price/performance comparison of C.mmp and the PDP-10

Basil architecture - an hll minicomputer

Content Provider	ACM Digital Library
Author	Kehl, Theodore H.
Abstract	During the past several years a computer-aided design system (the Logic Machine) has been under development in our laboratory. Briefly, the Logic Machine consists of a microprogrammable control processor, one or more functional units, one or more bidirectional buses, and a microprogram all arranged to perform a specific digital algorithm. Our major goal has been to be able to construct any digital device with this system. We have been able to build a graphics display terminal (1), a floating point processor (2), string/array auxiliary processor (3), and a minicomputer (4). It has amazed us to see how simple and fruitful it has been to construct these devices. In this paper we describe the use of the Logic Machine design system to build still another digital device, a high-level language minicomputer. The motivation for this effort is probably obvious to all hardware designers; software is the most expensive part of a computer system and a high-level language computer will significantly reduce software costs. Not so obvious is the task simplification at the systems programming level, enabling a programmer to quickly review his work, decide on additions or corrections, and expand a program or system. These benefits reduce the layers of logic and, we are convinced, will enable much more sophisticated software systems to be built.
Starting Page	86
Ending Page	92
Page Count	7
File Format	PDF
DOI	10.1145/800110.803555
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1976-01-19
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in