NDLI: Experiences tuning SMG98: a semicoarsening multigrid benchmark based on the hypre library

Please wait, while we are loading the content...

Leveraging cache coherence in active memory systems

Critical power slope: understanding the runtime effects of frequency scaling

A deterministic fault-tolerant and deadlock-free routing protocol in 2-D meshes based on odd-even turn model

A comparative study of modulo scheduling techniques

BProc: the Beowulf distributed process space

Profile-guided post-link stride prefetching

An interleaved cache clustered VLIW processor

Compiler supported high-level abstractions for sparse disk-resident datasets

A voxel-based parallel collision detection algorithm

Can the earth simulator change the way humans think?

The architecture of the DIVA processing-in-memory chip

Latency and energy aware value prediction for high-frequency processors

A network-failure-tolerant message-passing system for terascale clusters

Affinity-based cluster assignment for unrolled loops

DualFS: a new journaling file system without meta-data duplication

Boosting trace cache performance with nonhead miss speculation

Dual path instruction processing

Computation regrouping: restructuring programs for temporal data cache locality

Parallelization and performance of 3D ultrasound imaging beamforming algorithms on modern clusters

Challenges and opportunities in autonomic computing

Heterogeneous multi-computer system: a new platform for multi-paradigm scientific simulation

Low-complexity reorder buffer architecture

Search and replication in unstructured peer-to-peer networks

Optimal software pipelining of loops with control flows

Markov model prediction of I/O requests for scientific applications

Bloom filtering cache misses for accurate data speculation and prefetching

Using predicate path information in hardware to determine true dependences

Instance-wise points-to analysis for loop-based dependence testing

Experiences tuning SMG98: a semicoarsening multigrid benchmark based on the hypre library

Clustered approaches to HPC via commodity HW + highly evolved SW

Active buffering plus compressed migration: an integrated solution to parallel simulations' data transport needs

Execution history guided instruction prefetching

Hybrid analysis: static & dynamic memory reference analysis

Near-optimal adaptive control of a large grid application

Experiences tuning SMG98: a semicoarsening multigrid benchmark based on the hypre library

Content Provider	ACM Digital Library
Author	Mellor-Crummey, John Jin, Guohua
Abstract	LLNL's hypre library is an object-oriented library for the solution of sparse linear systems on parallel computers. While hypre facilitates rapid-prototyping of complex parallel applications, our experience is that without careful attention to temporal data locality, node performance of applications developed using hypre will fall significantly short of peak performance on architectures based on modern microprocessors. In this paper, we describe our experiences analyzing and tuning the performance of smg98, a benchmark that exercises hypre's semicoarsening multigrid solver. In the original code, the lack of temporal data reuse in the registers and caches significantly hurts performance. We describe a variety of techniques we applied to hand-tune the performance of hypre's semicoarsening multigrid solver. We expect that similar strategies will be applicable to other solvers and codes based on hypre as well. We present performance measurements of smg98 on both SGI Origin and Compaq Alpha platforms. Overall, our optimizations improve the node performance of smg98 by nearly a factor of two on large problems.
Starting Page	305
Ending Page	314
Page Count	10
File Format	PDF
ISBN	1581134835
DOI	10.1145/514191.514233
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2002-06-22
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Performance tuning Memory hierarchy Cache blocking Multigrid Time skewing Stencils
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in