NDLI: Heterogeneous- and NUMA-aware scheduling for many-core architectures

Please wait, while we are loading the content...

Multidimensional resource allocation in practice

AutoStream: automatic stream management for multi-streamed SSDs

LoGA: low-overhead GPU accounting using events

SafeFS: a modular architecture for secure user-space file systems: one FUSE to rule them all

GPrioSwap: towards a swapping policy for GPUs

TripS: automated multi-tiered data placement in a geo-distributed cloud environment

Erasure coding for small objects in in-memory KV storage

FlashNet: flash/network stack co-design

Putting the OS in control of DRAM with mapping aliases

Heterogeneous- and NUMA-aware scheduling for many-core architectures

Freewrite: creating (almost) zero-cost writes to SSD in applications

Dexter: faster troubleshooting of misconfiguration cases using system logs

Crane: fast and migratable GPU passthrough for OpenCL applications

Understanding storage traffic characteristics on enterprise virtual desktop infrastructure

NVMe-over-fabrics performance characterization and the path to low-overhead flash disaggregation

"Memory loss" in commodity hardware?: predicting DIMM failures with machine learning

Relieving self-healing SSDs of heal storms

Simulation-based tracing and profiling for system software development

Zero-copy receive path in virtio

Remote page faults with a CAPI based FPGA

User space memory management for post-copy migration

Counting distinct elements over sliding windows

Scalable communication middleware for permissioned distributed ledgers

Persistent memory over fabric (PMoF)

Diving into federated network

CogNETive: insights and visualization for operations@scale

Stocator: a high performance object store connector for spark

Deviceless edge computing: extending serverless computing to the edge of the network

A research playground for examining erasure codes

Big data analysis of cloud storage logs using spark

Predicting HDD failures from compound SMART attributes

QoS differentiation in an advanced object store

Models for evaluating throughput

Heterogeneous- and NUMA-aware scheduling for many-core architectures

Content Provider	ACM Digital Library
Author	Petrides, Panayiotis Trancoso, Pedro
Abstract	As the number of cores increases in a single chip processor, several challenges arise: wire delays, contention for out-of-chip accesses, and core heterogeneity. In order to address these issues and the applications demands, future large-scale many-core processors are expected to be organized as a collection of NUMA clusters of heterogeneous cores. In this work we propose a scheduler that takes into account the non-uniform memory latency, the heterogeneity of the cores, and the contention to the memory controller to find the best matching core for the application's memory and compute requirements. Scheduler decisions are based on an on-line classification process that determines applications requirements either as memory- or compute-bound. We evaluate our proposed scheduler on the 48-core Intel SCC using applications from SPEC CPU2006 benchmark suite. Our results show that even when all cores are busy, migrating processes to cores that match better the requirements of applications results in overall performance improvement. In particular we observed a reduction of the execution time from 15% to 36% compared to a random static scheduling policy.
Starting Page	1
Ending Page	12
Page Count	12
File Format	PDF
ISBN	9781450350358
DOI	10.1145/3078468.3078482
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2017-05-22
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Scalable thread scheduling and global power management for heterogeneous many-core architectures

Bias scheduling in heterogeneous multi-core architectures

Asymmetry-Aware Scheduling in Heterogeneous Multi-core Architectures

Application task and data placement in embedded many-core NUMA architectures

Load-aware scheduling for heterogeneous multi-core systems

Energy-efficient scheduling on heterogeneous multi-core architectures

Morsel-driven parallelism: a NUMA-aware query evaluation framework for the many-core age

Criticality-Aware Dynamic Task Scheduling for Heterogeneous Architectures

Energy-aware scheduling for parallel evolutionary algorithms in heterogeneous architectures

Heterogeneous- and NUMA-aware scheduling for many-core architectures

Similar Documents

Scalable thread scheduling and global power management for heterogeneous many-core architectures

Bias scheduling in heterogeneous multi-core architectures

Asymmetry-Aware Scheduling in Heterogeneous Multi-core Architectures

Application task and data placement in embedded many-core NUMA architectures

Load-aware scheduling for heterogeneous multi-core systems

Energy-efficient scheduling on heterogeneous multi-core architectures

Morsel-driven parallelism: a NUMA-aware query evaluation framework for the many-core age

Criticality-Aware Dynamic Task Scheduling for Heterogeneous Architectures

Energy-aware scheduling for parallel evolutionary algorithms in heterogeneous architectures

Heterogeneous- and NUMA-aware scheduling for many-core architectures