NDLI: Analyzing the Single Event Upset Sensitivity of Digital Clock Manager in Virtex-5 FPGA

Please wait, while we are loading the content...

Effects of Sorbitan Monooleate on the Interactions between Cyclopentane Hydtate Particles and Water Droplets

Green Infrastructure System Plan for Towns' Storm Water Management

A Security Analysis and Reinforcement Design Adopting Fingerprints over Drawbacks of Passwords Based Authentication in Remote Home Automation Control System

Energy-Management 4.0: Roadmap towards the Self-Optimising Production of the Future

Assess the Impact of Climate Change on the Hydrological Drought in Southern Khorasan Province, Iran

A Noncontact Tremor Measurement System Using Leap Motion

Civil Subjective Sensation and Evaluation Research on Urban Solar Photovoltaic Utilization

Comparison of Different De-convolution Algorithms to Resolve Overlapping Peaks in Ion Mobility Spectrometry

Evaluation of Power Interchange in Microgrids with Autonomous Distributed Control

Forecasting of Short-Term Solar Radiation Based on a Numerical Weather Prediction Model over Saudi Arabia

Sensation Threshold on Micro Climatic Factors of Commercial Block in Severe Cold Cities: Take Commercial Pedestrian Street in Central Avenue as an Example

On the Power Allocation of Base Station with Energy Efficient Relay Cooperation

Distribution of Rare Earth Metals in the South Nam Xe Carbonatites (Northwest Vietnam)

Experimental and Numerical Investigation of Bypass Tunnel on Piston Effect of Underground Subway Station

Improving Business Process Interoperability by Shared Ledgers

The Effectiveness of China's Energy Conservation Policy: On the Industry by the Revised Divisia Index Method

Soil Moisture Sensing Experiments for Water Management in Pear Fields

Blockchain Router: A Cross-Chain Communication Protocol

The Forecast of Demand and Supply Plan of China's Uranium Resources to 2030

Reconstruction and Response of Tree-ring Width Chronology at Various Altitudes to Climate Change on Taibai Mountain

Image-time Correlation and Its Applications

Study on the Clogging of Wastewater Soil Infiltration System

Application Research of Water Resources Balance Sheet in Public Project Governance

Double Phase Pedestrian Detection with Minimal Number of False Positives per Image

Analyzing the Single Event Upset Sensitivity of Digital Clock Manager in Virtex-5 FPGA

Analyzing the Single Event Upset Sensitivity of Digital Clock Manager in Virtex-5 FPGA

Content Provider	ACM Digital Library
Author	Yu, Tingting Zhou, Jing Chen, Lei Li, Xuewu Wang, Shuo
Abstract	SRAM-based FPGAs(Field Programmable Logic Arrays) always suffer SEU(Single Event Upset) in space applications, causing bit-flips in configuration memory. Especially, the trend of compression of semiconductor feature size increases the FPGA's vulnerability. In order to validate reliability and explore weakness of FPGA-based circuits, many testing mechanisms have been proposed. Previous studies have confirmed that SEU occurs in different on-chip resources will result in different consequences. And most circumstances are about logic altering and routing error of local regions. However, when configuration bits of DCM (Digital Clock Manager) flip, the clock outputs confusion is very likely to lead a large-scale circuit fault. Currently, few papers or reports have studied SEU of DCM. This paper presents a methodology to analyze DCM's SEU sensitivity. A process of bitstream parsing is employed first to find out the correspondence between DCM block and its configuration bits. Then SEU emulation in DCM is carried out by bitstream-based fault injection. Experimental results show that each clock output of DCM has its own, different degree of sensitivity. According analyzing the number and location of the output-specific fault bits, a general sensitive-bit distribution map is drawn. In addition, certain DCM attribute-accessing bits also be identified through fixed-point fault injection. This awareness will help to study DCM SEU mitigations or radiation hardening strategies in future work.
Starting Page	112
Ending Page	116
Page Count	5
File Format	PDF
ISBN	9781450352307
DOI	10.1145/3070617.3070643
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2017-03-29
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Digital clock manager Configuration bitstream Single event upset Field programmable logic arrays Fault injection
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in