NDLI: Physical design and manufacturing information aspects aspects of the AT & T bell laboratories CAD system

Please wait, while we are loading the content...

An experimental MOS fault simulation program CSASIM

The second generation motis mixed-mode simulator

STAFAN: An alternative to fault simulation

THEMIS logic simulator - a mix mode, multi-level, hierarchical, interactive digital circuit simulator

A wire routing scheme for double-layer cell arrays

An efficient channel router

A global routing algorithm for general cells

A symbolic-interconnect router for custom IC design

HARPA: A hierarchical multi-level hardware description language

ADL: An algorithmic design language for integrated circuit synthesis

A symbolic functional description language

Block description language (BDL): A structural description language

Silicon compilers and expert systems for VLSI

Workshop introduction to gate array placement and routing packages

A technology independent MOS multiplier generator

The icewater language and interpreter

Cell compilation with constraints

Efficient implementation of experimental design systems

Extending the relational database data model for design applications

The structure and operation of a relational database system in a cell-oriented integrated circuit design system

A hiererachical, error-tolerant compactor

Chip layout optimization using critical path weighting

Interactive compaction router for VLSI layout

Computer aided design (CAD) using logic programming

Magic: A VLSI layout system

Magic's incremental design-rule checker

Plowing: Interactive stretching and compaction in magic

A switchbox router with obstacle avoidance

Test generation for LSI: A case study

An approach to the testing of microprocessors

Chip partitioning aid: A design technique for partitionability and testability in VLSI

An integrated design for testability and automatic test pattern generation system: An overview

Introduction to the SRC design sciences program

Basic turorial layout tools—what really is there

Ergonomic studies in computer aided design

Functional verification of memory circuits from mask artwork data

The scan line approach to design rules checking: Computational experiences

A systolic design rule checker

A model for hardware description and verification

A model for non interpreted structures of logical systems

Towards a standard hardware description language

IGES as an interchange format for integrated circuit design

A designing system for multi-family housing

Module design verification system

Studying the mouse for CAD systems

Amoeba: A symbolic VLSI layout system

ARIES: A workstation based, schematic driven system for circuit design

A high level synthesis tool for MOS chip design

Emerald: A bus style designer

Polaris: Polarity propagation algorithm for combinational logic synthesis

A general methodology for synthesis and verification of register-transfer designs

Ultimate: A hardware logic simulation engine

Oracle - a simulator for Bipolar and MOS IC design

A multiprocessor implementation of relaxation-based electrical circuit simulation

Micro-computer oriented algorithms for delay evaluation of MOS gates

A unified CAD system for electronic design

Engineering design aspects

Physical design and manufacturing information aspects aspects of the AT & T bell laboratories CAD system

Workshop the semi-custom revolution: How to thrive or survive

Commercial gate array physical design automation packages

The channel expansion problem in layout design

A standard cell initial placement strategy

Performance of algorithms for initial placement

The rectangle placement language

A knowledge based approach to VLSI CAD the redesign system

The CRITTER system: Automated critiquing of digital circuit designs

A branch and bound algorithm for optimal pla folding

A VLSI FSM design system

The semi-automatic generation of processing element control paths for highly parallel machines

Managing a large volume of design/manufacturing/test data in a chip and module factory

MINUPROX - an advanced proximity correction technique for the IBM EL-2 electron beam tool

An automated system for testing LSI memory chips

The Intel design automation system

The engineering design environment

Functional design verification by multi-level simulation

Performance verification of circuits

Hierarchical layout verification

Taking into account asynchronous signals in functional test of complex circuits

VLSI test expertise system using a control flow model

A gate level model for CMOS combinational logic circuits with application to fault detection

Parameterized random testing

Functional testing techniques for digital LSI/VLSI systems

Delay and power optimization in VLSI circuits

IDA: Interconnect delay analysis for integrated circuits

Switch-level delay models for digital MOS VLSI

An MOS digital network model on a modified thevenin equivalent for logic simulation

The VHSIC hardware description language (VHDL) program

Phled45: An enhanced version of caesar supporting 45° geometries

MGX: An integrated symbolic layout system for VLSI

UTMC's LSI CAD system - highland

The mimola design system: Tools for the design of digital processors

A declarative design approach for combining macrocells by directed placement and constructive routing

A model for university, industry and government cooperation

Tutorial—mechanical workstation software computer aided engineering in the mechanical design process

Computervision's direction in workstation technology

A technology independent block extraction algorithm

EXCL: A circuit extractor for IC designs

An interactive electrical graph extractor

Some consideration on the data model of geometric data bases

An architecture for application of artificial intelligence to design

A formal design verification system based on an automated reasoning system

Hardware accelerators in the design automation environment

The semi-custom revolution: How to thrive or survive

Workshop silicon compilers and expert systems for VLSI

Optimization techniques for two-dimensional placement

An algorithm for finding a rectangular dual of a planar graph for use in area planning for VLSI integrated circuits.

GALA - an automatic layout system for high density CMOS gate arrays

An algorithm for building rectangular floor-plans

Spider, a chip planner for ISL technology

Combine and top down block placement algorithm for hierarchical logic VLSI layout

Initial placement of gate arrays using least-squares methods

Module positioning algorithms for rectilinear macrocell assemblies

Microprocessor synthesis

Topological routing of multi-bit data buses

An electronic design interchange format

A VLSI design methodology based on parametric macro cells

Methodology for compiler generated silicon structures

Design transaction management

Uniform support for information handling and problem solving required by the VLSI design process

VTIcompose - a powerful graphical chip assembly tool

Computer aided minimization procedure for boolean functions

Optimization of negative gate networks realized in weinberger-LIKF layout in a boolean level silicon compiler

Deadlock analysis in the design of data-flow circuits

A method for IC layout verification

On the relation between wire length distributions and placement of logic on master slice ICs

List of reviewers

Physical design and manufacturing information aspects aspects of the AT & T bell laboratories CAD system

Content Provider	ACM Digital Library
Author	Rosenthal, Charles W.
Abstract	The features for physical design are contained in the integrated Interconnection Design System (IDS) component of the AT & T Bell Laboratories CAD System. These features are used by transferring a file (the Common Design File, CDF) created in the prototype design phase by the Engineering Design System (EDS) component of the System. IDS also has the flexibility to handle design processes that start with a textual description of design intent or with the digitizing of preexisting designs. IDS can process circuit packs that are based on double-sided or multi-layer etched technology or on discrete wire technologies. IDS can process backplanes using etched, discrete, or mixed technologies. Checks are provided to ensure the consistency of the design intent, the schematic drawing, and the physical layout. Audits are provided for electrical and mechanical criteria. The complete design description is contained in the CDF, which may be depicted using assembly and piecepart drawings for the physical attributes and schematics for the logical/circuit attributes. The manufacture of initial models or volume product is aided with CAM data extracted from the CDF for artwork, component insertion, discrete wiring, drill, high voltage test, and bare board test machines. IDS uses a single, comprehensive data base, the CDF, to accumulate data in uniformly defined formats. The CDF serves as a data bus among many independently designed application units. The CDF for a complete design is transferred to manufacturing organizations or other design organizations. A component file contains the schematic and physical definitions of components shared throughout the AT & T businesses, locally or on a single project. IDS uses shared mainframes in computation centers, and minicomputers in dedicated environments. There are now six mainframe hosts at sites from Colorado to New Jersey, and users are distributed among eleven sites. The IDS users are primarily expert layout and documentation people in the Design Engineering Staff organizations of the AT & T design and manufacturing organizations. There are several hundred users who are concurrently processing over 500 design codes. The productivity of designers has been increased fourfold over the preexisting design processes while the design complexity and the scope of activities has also increased. Success with the comprehensive IDS has encouraged its extension to all corners of the AT & T development and manufacturing community. This has stimulated the development of follow-up aids that will further reduce the cost of design by using more effective computing environments and improved algorithms and processes.
Starting Page	374
Ending Page	383
Page Count	10
File Format	PDF
ISBN	0818605421
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1984-06-25
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in