NDLI: An educational laboratory in contemporary digital design

Please wait, while we are loading the content...

Decentralized priority control in data communication

A loop network for simultaneous transmission of variable-length messages

The architecture of the picture system

A fast display-oriented processor

Computer display of colored three-dimensional objects

A microprogrammed processor for interactive computer graphics

Functional memory techniques applied to the microprogrammed control of an associative processor

Instruction design to minimize program size

HMO, a hardware microcode optimizer

The computer aided design of processor architectures

Intermodule protocol for register transfer level modules: representation and analytic tools

Picture systems, PS, and the design of a channel-to-channel computer interface

Reference concepts in a tree structured address space

A virtual memory for microprocessors

The performance enhancement of descriptor-based virtual memory systems through the use of associative registers

SPEAC: special purpose electronic area correlator

Architectural advances of the space shuttle orbiter avionics computer system

Design study of an avionics navigation microcomputer

An iteratively structured information processor

Hardware-software interactions in SYMBOL-2R's operating system

The design and evaluation of the array machine: a high-level language processor

A preliminary architecture for a basic data-flow processor

Reduction languages for reduction machines

Output devices sharing by minicomputers

On relating small computer performance to design parameters

Advantages of structured hardware

Concepts of the MATHILDA system

Conjoined computer systems: an architecture for laboratory data processing and instrument control

A distributed function computer for real-time control

Switched multiple instruction, multiple data stream processing

Sequentially encoded data structures that support bidirectional scanning

An instruction class for an extensible interpreter

STARLET: a computer concept based on ordered sets as primitive data types

A cellular general purpose computer

A machine-oriented resource management architecture

A design-oriented computer engineering program

An educational laboratory in contemporary digital design

An educational laboratory in contemporary digital design

Content Provider	ACM Digital Library
Author	Baron, Janis Beitch Atkins, D. E.
Abstract	Formal education in computer architecture rests upon the integration of numerous specialized courses. One such course, a new laboratory concerning contemporary, register-transfer level digital design, is described. Design in the course proceeds at the level of interconnection of memories, arithmetic logic units, I/O interfaces, and buses, rather than at the individual gate level associated with traditional combinational and sequential logic design. The principle items of hardware used in the laboratory are DEC Register Transfer Modules, the DEC PDP/16M, and the INTEL SIM8-01 Microcomputer. Numerous software packages have been developed to support activities within the lab including an RTM simulator, a graphical simulation of an RTM control sequencer, a PDP/16M assembler, a microcode generator, and SIM8-01 utility routine, assembler, and simulator. During one fourteen-week term, students are expected to complete six assigned lab projects and one special project. Examples of projects are described. A critique based upon the students' reactions and the technician's experience with the equipment is given together with proposals for future additions to the course.
Starting Page	225
Ending Page	231
Page Count	7
File Format	PDF
DOI	10.1145/642089.642127
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1975-01-20
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in