NDLI: Optimizing memory transactions

Please wait, while we are loading the content...

The Atomos transactional programming language

Better extensibility through modular syntax

Practical dynamic software updating for C

Shared memory programming for large scale machines

SAFECode: enforcing alias analysis for weakly typed languages

Pruning dynamic slices with confidence

A global progressive register allocator

Online performance auditing: using hot optimizations without getting burned

Algorithm specialization in generic programming: challenges of constrained generics in C++

Effective static race detection for Java

Profile-guided proactive garbage collection for locality optimization

Combining abstract interpreters

Optimizing memory transactions

Fast and flexible instruction selection with on-demand tree-parsing automata

Artemis: practical runtime monitoring of applications for execution anomalies

Optimizing data permutations for SIMD devices

DieHard: probabilistic memory safety for unsafe languages

Context-sensitive domain-independent algorithm composition and selection

Profile-based global live-range splitting

Cache-conscious coallocation of hot data streams

Eventrons: a safe programming construct for high-frequency hard real-time applications

LOCKSMITH: context-sensitive correlation analysis for race detection

Correctness-preserving derivation of concurrent garbage collection algorithms

Refinement-based context-sensitive points-to analysis for Java

Compiler and runtime support for efficient software transactional memory

A framework for unrestricted whole-program optimization

An experimental analysis of self-adjusting computation

Auto-vectorization of interleaved data for SIMD

Reducing NoC energy consumption through compiler-directed channel voltage scaling

Automatic instruction scheduler retargeting by reverse-engineering

Accurate, efficient, and adaptive calling context profiling

Continuations and transducer composition

The Compressor: concurrent, incremental, and parallel compaction

Modular verification of assembly code with stack-based control abstractions

Free-Me: a static analysis for automatic individual object reclamation

Termination proofs for systems code

Optimizing memory transactions

Content Provider	ACM Digital Library
Author	Plesko, Mark Shinnar, Avraham Harris, Tim Tarditi, David
Abstract	Atomic blocks allow programmers to delimit sections of code as 'atomic', leaving the language's implementation to enforce atomicity. Existing work has shown how to implement atomic blocks over word-based transactional memory that provides scalable multi-processor performance without requiring changes to the basic structure of objects in the heap. However, these implementations perform poorly because they interpose on all accesses to shared memory in the atomic block, redirecting updates to a thread-private log which must be searched by reads in the block and later reconciled with the heap when leaving the block.This paper takes a four-pronged approach to improving performance: (1) we introduce a new 'direct access' implementation that avoids searching thread-private logs, (2) we develop compiler optimizations to reduce the amount of logging (e.g. when a thread accesses the same data repeatedly in an atomic block), (3) we use runtime filtering to detect duplicate log entries that are missed statically, and (4) we present a series of GC-time techniques to compact the logs generated by long-running atomic blocks.Our implementation supports short-running scalable concurrent benchmarks with less than 50\% overhead over a non-thread-safe baseline. We support long atomic blocks containing millions of shared memory accesses with a 2.5-4.5x slowdown.
Starting Page	14
Ending Page	25
Page Count	12
File Format	PDF
ISBN	1595933204
DOI	10.1145/1133981.1133984
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-06-11
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Atomicity Critical regions Transactional memory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optimizing memory transactions

Split hardware transactions: true nesting of transactions using best-effort hardware transactional memory

High-level small-step operational semantics for transactions

RingSTM: scalable transactions with a single atomic instruction

Optimizing transactions for captured memory

A flexible framework for implementing software transactional memory

Optimizing consistency checking for memory-intensive transactions

Transactional memory with strong atomicity using off-the-shelf memory protection hardware

Featherweight transactions: decoupling threads and atomic blocks

Optimizing memory transactions

Similar Documents

Optimizing memory transactions

Split hardware transactions: true nesting of transactions using best-effort hardware transactional memory

High-level small-step operational semantics for transactions

RingSTM: scalable transactions with a single atomic instruction

Optimizing transactions for captured memory

A flexible framework for implementing software transactional memory

Optimizing consistency checking for memory-intensive transactions

Transactional memory with strong atomicity using off-the-shelf memory protection hardware

Featherweight transactions: decoupling threads and atomic blocks

Optimizing memory transactions