NDLI: HQEMU: a multi-threaded and retargetable dynamic binary translator on multicores

Please wait, while we are loading the content...

Compiling for niceness: mitigating contention for QoS in warehouse scale computers

Panacea: towards holistic optimization of MapReduce applications

Scan detection and parallelization in "inherently sequential" nested loop programs

PinADX: an interface for customizable debugging with dynamic instrumentation

Auto-generation and auto-tuning of 3D stencil codes on GPU clusters

Phase guided profiling for fast cache modeling

Hierarchical overlapped tiling

Deferred methods: accelerating dynamic program analysis on multicores

Compiling for automatically generated instruction set extensions

WCET-aware static locking of instruction caches

HELIX: automatic parallelization of irregular programs for chip multiprocessing

DeadSpy: a tool to pinpoint program inefficiencies

Dynamically managed data for CPU-GPU architectures

Efficient and accurate data dependence profiling using software signatures

An automatic code overlaying technique for multicores with explicitly-managed memory hierarchies

Efficient bottom-up heap analysis for symbolic path-based data access summaries

Dynamic compilation of data-parallel kernels for vector processors

Reconciling transactional conflicts with compiler's help

Automatic speculative DOALL for clusters

Light-weight bounds checking

Using graph-based program characterization for predictive modeling

Matching memory access patterns and data placement for NUMA systems

On-demand dynamic summary-based points-to analysis

Micro-specialization: dynamic code specialization of database management systems

HQEMU: a multi-threaded and retargetable dynamic binary translator on multicores

Runtime asynchronous fault tolerance via speculation

HQEMU: a multi-threaded and retargetable dynamic binary translator on multicores

Content Provider	ACM Digital Library
Author	Liu, Pangfeng Yew, Pen-Chung Wu, Jan-Jan Hsu, Wei-Chung Hsu, Chun-Chen Wang, Chien-Min Chung, Yeh-Ching Hong, Ding-Yong
Abstract	Dynamic binary translation (DBT) is a core technology to many important applications such as system virtualization, dynamic binary instrumentation and security. However, there are several factors that often impede its performance: (1) emulation overhead before translation; (2) translation and optimization overhead, and (3) translated code quality. On the dynamic binary translator itself, the issues also include its retargetability to support guest applications from different instruction-set architectures (ISAs) to host machines also with different ISAs, an important feature for system virtualization. In this work, we take advantage of the ubiquitous multicore platforms, using multithreaded approach to implement DBT. By running the translators and the dynamic binary optimizers on different threads on different cores, it could off-load the overhead caused by DBT on the target applications; thus, afford DBT of more sophisticated optimization techniques as well as the support of its retargetability. Using QEMU (a popular retargetable DBT for system virtualization) and LLVM (Low Level Virtual Machine) as our building blocks, we demonstrated in a multi-threaded DBT prototype, called HQEMU, that it could improve QEMU performance by a factor of 2.4X and 4X on the SPEC 2006 integer and floating point benchmarks for x86 to x86-64 emulations, respectively, i.e. it is only 2.5X and 2.1X slower than native execution of the same benchmarks on x86-64, as opposed to 6X and 8.4X slowdown on QEMU. For ARM to x86-64 emulation, HQEMU could gain a factor of 2.4X speedup over QEMU for the SPEC 2006 integer benchmarks.
Starting Page	104
Ending Page	113
Page Count	10
File Format	PDF
ISBN	9781450312066
DOI	10.1145/2259016.2259030
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-03-31
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Llvm Feedback-directed optimization Traces Hardware performance monitoring Multicores Dynamic binary translation Multi-threaded
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

HQEMU: A Multi-Threaded and Retargetable Dynamic Binary Translator on Multicores

Efficient and Retargetable Dynamic Binary Translation on Multicores

HQEMU: A Multi-Threaded and Retargetable Dynamic Binary Translator on Multicores

DBILL: an efficient and retargetable dynamic binary instrumentation framework using llvm backend

1Efficient and Retargetable Dynamic Binary Translation on Multicores

Binary Translation: Static, Dynamic, Retargetable? (1996)

a Retargetable Static Binary Translation Framework (2002)

DBILL:an efficient and retargetable dynamic binary instrumentation framework using llvm backend

SIMD Code Translation in an Enhanced HQEMU

HQEMU: a multi-threaded and retargetable dynamic binary translator on multicores

Similar Documents

HQEMU: A Multi-Threaded and Retargetable Dynamic Binary Translator on Multicores

Efficient and Retargetable Dynamic Binary Translation on Multicores

HQEMU: A Multi-Threaded and Retargetable Dynamic Binary Translator on Multicores

DBILL: an efficient and retargetable dynamic binary instrumentation framework using llvm backend

1Efficient and Retargetable Dynamic Binary Translation on Multicores

Binary Translation: Static, Dynamic, Retargetable? (1996)

a Retargetable Static Binary Translation Framework (2002)

DBILL:an efficient and retargetable dynamic binary instrumentation framework using llvm backend

SIMD Code Translation in an Enhanced HQEMU

HQEMU: a multi-threaded and retargetable dynamic binary translator on multicores