NDLI: Energy effective 3D stacked hybrid NEMFET-CMOS caches

Please wait, while we are loading the content...

A memristor-based TCAM (ternary content addressable memory) cell

System-level assessment and area evaluation of spin wave logic circuits

Integration of threshold logic gates with RRAM devices for energy efficient and robust operation

Analog-to-stochastic converter using magnetic-tunnel junction devices

Minimization of a reversible quantum $2^{n}-to-n$ BCD priority encoder

Molecular transistor circuits: from device model to circuit simulation

Floating-point unit design with nano-electro-mechanical (NEM) relays

Probability density function based reliability evaluation of large-scale ICs

Wave-based multi-valued computation framework

On-chip supervised learning rule for ultra high density neural crossbar using memristor for synapse and neuron

STT-MRAM based low power synchronous non-volatile logic with timing demultiplexing

HSPICE macromodel of a programmable metallization cell (PMC) and its application to memory design

A standard cell approach for MagnetoElastic NML circuits

Memristor content addressable memory

Monte Carlo simulations of carbon nanotube networks for optoelectronic applications

Energy effective 3D stacked hybrid NEMFET-CMOS caches

Fast process variation analysis in nano-scaled technologies using column-wise sparse parameter selection

Applications of wavelength-fan-in for high-performance distributed processing systems

Sneak paths effects in CBRAM memristive devices arrays for spiking neural networks

Spin torque nano oscillators as key building blocks for the systems-on-chip of the future

Compression architecture for bit-write reduction in non-volatile memory technologies

Design and analysis of racetrack memory based on magnetic domain wall motion in nanowires

A tunable cache for approximate computing

Hysteresis-free carbon nanotube field-effect transistors without passivation

Stochastic reliability evaluation of sea-of-tiles based on double gate controllable-polarity FETs

Virtual prototyping of R2D Nasic based FPGA

On the influence of synaptic weight states in a locally competitive algorithm for memristive hardware

A new tunnel-FET based RAM concept for ultra-low power applications

Robust sequence storage in bistable oscillators

A low contact resistance graphene field effect transistor with single-layer-channel and multi-layer-contact

A CMOS-memristive self-learning neural network for pattern classification applications

Sub-crosspoint RRAM decoding for improved area efficiency

Volatile memristive devices as short-term memory in a neuromorphic learning architecture

Pipeline design in spintronic circuits

A model for variation- and fault-tolerant digital logic using self-assembled nanowire architectures

NBTI aware IG-FinFET based SRAM design using adaptable trip-point sensing technique

Energy effective 3D stacked hybrid NEMFET-CMOS caches

Content Provider	ACM Digital Library
Author	Enachescu, Marius Voicu, George Razvan Cotofana, Sorin Dan Lefter, Mihai
Abstract	In this paper we propose to utilise 3D-stacked hybrid memories as alternative to traditional CMOS SRAMs in L1 and L2 cache implementations and analyse the potential implications of this approach on the processor performance, measured in terms of Instructions-per-Cycle (IPC) and energy consumption. The 3D hybrid memory cell relies on: (i) a Short Circuit Current Free Nano-Electro-Mechanical Field Effect Transistor (SCCF NEMFET) based inverter for data storage; and (ii) adjacent CMOS-based logic for read/write operations and data preservation. We compare 3D Stacked Hybrid NEMFET-CMOS Caches (3DS-HNCC) of various capacities against state of the art 45 nm low power CMOS SRAM counterparts (2D-CC). All the proposed implementations provide two orders of magnitude static energy reduction (due to NEMFET's extremely low OFF current), a slightly increased dynamic energy consumption, while requiring an approximately 55% larger footprint. The read access time is equivalent, while for write operations it is with about 3 ns higher, as it is dominated by the mechanical movement of the NEMFET's suspended gate. In order to determine if the write latency overhead inflicts any performance penalty, we consider as evaluation vehicle a state of the art mobile out-of-order processor core equipped with 32-kB instruction and data L1 caches, and a unified 2-MB L2 cache. We evaluate different scenarios, utilizing both 3DS-HNCC and 2D-CC at different hierarchy levels, on a set of SPEC 2000 benchmarks. Our simulations indicate that for the considered applications, despite of their increased write access time, 3DS-HNCC L2 caches inflict insignificant IPC penalty while providing, on average, 38% energy savings, when compared with 2D-CC. For L1 instruction caches the IPC penalty is also almost insignificant, while for L1 data caches IPC decreases between 1% to 12% were measured.
Starting Page	151
Ending Page	156
Page Count	6
File Format	PDF
ISBN	9781450328340
DOI	10.1145/2770287.2770324
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-07-08
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Memory hierarchy Computer architecture 3ds-ic Nems Caches Low power Emerging memories
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in