NDLI: On the platform specificity of STM instrumentation mechanisms

Please wait, while we are loading the content...

Query-directed adaptive heap cloning for optimizing compilers

Lightweight fault detection in parallelized programs

Acceldroid: Co-designed acceleration of Android bytecode

Performance upper bound analysis and optimization of SGEMM on Fermi and Kepler GPUs

Effective fault localization based on minimum debugging frontier set

Practical lock/unlock pairing for concurrent programs

Hidp: A hierarchical data parallel language

On the platform specificity of STM instrumentation mechanisms

Automatic construction of inlining heuristics using machine learning

A polynomial spilling heuristic: Layered allocation

JSWhiz: Static analysis for JavaScript memory leaks

Locality-aware mapping and scheduling for multicores

Smart, adaptive mapping of parallelism in the presence of external workload

Experiences in designing a robust and scalable interpreter profiling framework

Instant profiling: Instrumentation sampling for profiling datacenter applications

Pertinent path profiling: Tracking interactions among relevant statements

Profmig: A framework for flexible migration of program profiles across software versions

Skadu: Efficient vector shadow memories for poly-scopic program analysis

Bandwidth Bandit: Quantitative characterization of memory contention

SIMD parallelization of applications that traverse irregular data structures

Vlock: Lock virtualization mechanism for exploiting fine-grained parallelism in graph traversal algorithms

Portable mapping of data parallel programs to OpenCL for heterogeneous systems

Profile-guided automated software diversity

Schnauzer: scalable profiling for likely security bug sites

Hydra: Automatic algorithm exploration from linear algebra equations

Automatically exploiting cross-invocation parallelism using runtime information

Idempotent code generation: Implementation, analysis, and evaluation

Improving data access efficiency by using a tagless access buffer (TAB)

Just-in-time value specialization

Defensive loop tiling for shared cache

Runtime dependence computation and execution of loops on heterogeneous systems

Convergence and scalarization for data-parallel architectures

A fast and low-overhead technique to secure programs against integer overflows

[Front cover]

[Copyright notice]

Message from the general chairs

Organizing committee

External reviewers

Author index

On the platform specificity of STM instrumentation mechanisms

Content Provider	ACM Digital Library
Author	Liu, Yujie Wang, Chao Spear, Michael Ruan, Wenjia
Abstract	Supporting atomic blocks (e.g., Transactional Memory (TM)) can have far-reaching effects on language design and implementation. While much is known about the language-level semantics of TM and the performance of algorithms for implementing TM, little is known about how platform characteristics affect the manner in which a compiler should instrument code to achieve efficient transactional behavior. We explore the interaction between compiler instrumentation and the performance of transactions. Through evaluation on ARM/Android, SPARC/Solaris, IA32/Linux and IA32/MacOS, we show that the compiler must consider the platform when determining which analyses, transformations, and optimizations to perform. Implementation issues include how TM library code is reached, how per-thread TM metadata is stored and accessed, and how a library switches between modes of operation. We also show that different platforms favor different TM algorithms, through the introduction of a new TM algorithm for the ARM processor. Our findings will affect compiler and TM library designers: to achieve peak performance for transactions, the compiler must perform platform-dependent analysis, transformation, and optimization, and the interface to the TM library must differ according to platform.
Starting Page	1
Ending Page	10
Page Count	10
File Format	PDF
ISBN	9781467355247
DOI	10.1109/CGO.2013.6495000
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2013-02-23
Access Restriction	Subscribed
Subject Keyword	Local storage transactional memory arm relaxed memory consistency thread
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On the platform specificity of STM instrumentation mechanisms

On the Platform Specificity of STM Instrumentation Mechanisms

On the Platform Specificity of STM Instrumentation Mechanisms

Brief announcement: view transactions: transactional model with relaxed consistency checks

The limits of software transactional memory (STM): dissecting Haskell STM applications on a many-core environment

Software transactional memory on relaxed memory models (2009)

Reducing Memory Ordering Overheads in Software Transactional Memory (2009)

Performance evaluation of adaptivity in software transactional memory (2011).

A Machine LearningBased Approach for Thread Mapping on Transactional Memory Applications (2011)

On the platform specificity of STM instrumentation mechanisms

Similar Documents

On the platform specificity of STM instrumentation mechanisms

On the Platform Specificity of STM Instrumentation Mechanisms

On the Platform Specificity of STM Instrumentation Mechanisms

Brief announcement: view transactions: transactional model with relaxed consistency checks

The limits of software transactional memory (STM): dissecting Haskell STM applications on a many-core environment

Software transactional memory on relaxed memory models (2009)

Reducing Memory Ordering Overheads in Software Transactional Memory (2009)

Performance evaluation of adaptivity in software transactional memory (2011).

A Machine LearningBased Approach for Thread Mapping on Transactional Memory Applications (2011)

On the platform specificity of STM instrumentation mechanisms