NDLI: Automated firmware testing using firmware-hardware interaction patterns

Please wait, while we are loading the content...

Hardware/software co-design for a wireless sensor network platform

Towards scalable symbolic routing for multi-objective networked embedded system design and optimization

An efficient technique for computing importance measures in automatic design of dependable embedded systems

HEFT: a hybrid system-level framework for enabling energy-efficient fault-tolerance in NoC based MPSoCs

Leveraging microarchitectural side channel information to efficiently enhance program control flow integrity

A PCM translation layer for integrated memory and storage management

Timing analysis of erroneous systems

Saving energy without defying deadlines on mobile GPU-based heterogeneous systems

Flattening-based mapping of imperfect loop nests for CGRAs

TSP: thermal safe power: efficient power budgeting for many-core systems in dark silicon

Hypnos: an ultra-low power sleep mode with SRAM data retention for embedded microcontrollers

Prediction and control of bursty cloud workloads: a fractal framework

Dark silicon as a challenge for hardware/software co-design: invited special session paper

Job arrival rate aware scheduling for asymmetric multi-core servers in the dark silicon era

Improving formal timing analysis of switched ethernet by exploiting traffic stream correlations

Tackling QoS-induced aging in exascale systems through agile path selection

Code generation from a domain-specific language for C-based HLS of hardware accelerators

System-level memory optimization for high-level synthesis of component-based SoCs

Policy-based message scheduling using FlexRay

A framework of awareness for artificial subjects

Generating situation awareness in cyber-physical systems: creation and exchange of situational information

On-chip self-awareness using cyberphysical-systems-on-chip (CPSoC)

From self-aware building blocks to self-organizing systems with hierarchical agent-based adaptation

Metronomy: a function-architecture co-simulation framework for timing verification of cyber-physical systems

Automated firmware testing using firmware-hardware interaction patterns

HSAemu: a full system emulator for HSA platforms

System-of-PUFs: multilevel security for embedded systems

A low cost acceleration method for hardware trojan detection based on fan-out cone analysis

RunPar: an allocation algorithm for automotive applications exploiting runnable parallelism in multicores

Verification of balancing architectures for modular batteries

Cost-effective design of a hybrid electrical energy storage system for electric vehicles

Fault-aware application scheduling in low-power embedded systems with energy harvesting

3M-PCM: exploiting multiple write modes MLC phase change main memory in embedded systems

DAARM: design-time application analysis and run-time mapping for predictable execution in many-core systems

Workload-aware shaping of shared resource accesses in mixed-criticality systems

Automated firmware testing using firmware-hardware interaction patterns

Content Provider	ACM Digital Library
Author	Ahn, Sunha Malik, Sharad
Abstract	Firmware is low-level software which can directly access hardware and is often shipped with the hardware platform. This component of the system is increasing in scale and importance, and thus firmware validation is a critical part of system validation. Firmware validation relies on the interacting hardware components which are usually not available until the late design stages. This is generally addressed through co-simulating C/C++ based firmware code and HDL hardware models (including SystemC). However, this tends to be slow, and is further exacerbated by the large number of possible interleavings between the concurrent firmware and hardware threads. Typically, in the co-simulation, the scheduler, such as the SystemC scheduler, will only explore a single, or at best a small number of possible firmware-hardware interleavings and thus may miss critical bugs. In this paper we present an alternative approach to firmware validation that is based on automatically generating a test-set for the firmware with the goal of complete path coverage while considering its interactions with hardware and other firmware threads. It uses a service-function based Transaction Level Model (TLM) which has been used in the past for firmware-hardware codesign. The test generation is based on concolic testing which has been used successfully in software test generation. However, existing concolic testing tools are used for test-generation of sequential code, and cannot directly consider the interaction of other hardware/firmware threads with the target firmware thread during test generation. We address this limitation by exploiting specific interaction patterns between the firmware and hardware threads that can be analyzed from the TLM. We show how these patterns, along with the firmware and hardware threads are used to automatically generate a sequential program that is test-equivalent to the target firmware transaction and that can be used with a standard sequential program concolic test generator. The tests generated can be (i) directly used for the firmware transaction and (ii) account for the multi-threaded interactions. These interaction patterns are practically relevant as they occur often in practice in real firmware benchmarks such as Linux device driver code, and its interacting QEMU emulated hardware code. Finally, we demonstrate the efficacy of our techniques for these benchmarks through a practical implementation that is automated and built on top of Frama-C, a static code analyzer, and KLEE, a concolic testing tool.
Starting Page	1
Ending Page	10
Page Count	10
File Format	PDF
ISBN	9781450330510
DOI	10.1145/2656075.2656080
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-10-12
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in