NDLI: Effective stream-based and execution-based data prefetching

Please wait, while we are loading the content...

Effective stream-based and execution-based data prefetching

Parallel algorithms for mining frequent structural motifs in scientific data

Integrating collective I/O and cooperative caching into the "clusterfile" parallel file system

Automatic re-scheduling of dependencies in a RPC-based grid

A unified framework for nonlinear dependence testing and symbolic analysis

Multilevel hierarchical matrix multiplication on clusters

Characterizing a new class of threads in scientific applications for high end supercomputers

The energy efficiency of CMP vs. SMT for multimedia workloads

Implicit java array bounds checking on 64-bit architecture

CQoS: a framework for enabling QoS in shared caches of CMP platforms

Detailed cache coherence characterization for OpenMP benchmarks

Back-end assignment schemes for clustered multithreaded processors

Enhancing data cache reliability by the addition of a small fully-associative replication cache

Impact of far-field interactions on performance of multipole-based preconditioners for sparse linear systems

Energy conservation techniques for disk array-based servers

Time and space optimization for processing groups of multi-dimensional scientific queries

Design space exploration of caches using compressed traces

A dynamic application-driven data communication strategy

Performance characteristics of the Cray X1 and their implications for application performance tuning

Data forwarding through in-memory precomputation threads

Adaptive java optimisation using instance-based learning

Adaptive paging for a multifrontal solver

An analysis of the impact of MPI overlap and independent progress

Cluster prefetch: tolerating on-chip wire delays in clustered microarchitectures

Inter-reference gap distribution replacement: an improved replacement algorithm for set-associative caches

Practical and efficient point insertion scheduling method for parallel guaranteed quality delaunay refinement

PB-LRU: a self-tuning power aware storage cache replacement algorithm for conserving disk energy

EXPERT: expedited simulation exploiting program behavior repetition

Implementation and performance evaluation of CONFLEX-G: grid-enabled molecular conformational space search program with OmniRPC

Evaluating support for global address space languages on the Cray X1

Scaling the issue window with look-ahead latency prediction

Applications of storage mapping optimization to register promotion

Adaptive incremental checkpointing for massively parallel systems

A comparison of sequential consistency with home-based lazy release consistency for software distributed shared memory

Cluster scheduling for explicitly-speculative tasks

Effective stream-based and execution-based data prefetching

Content Provider	ACM Digital Library
Author	Abraham, Santosh G. Spracklen, Lawrence Chou, Yuan Iacobovici, Sorin Kadambi, Sudarshan
Abstract	With processor speeds continuing to outpace the memory subsystem, cache missing memory operations continue to become increasingly important to application performance. In response to this continuing trend, most modern processors now support hardware (HW) prefetchers, which act to reduce the missing loads observed by an application.This paper analyzes the behavior of cache-missing loads in SPEC CPU2000 and highlights the inability of unit and single non-unit stride prefetchers to correctly prefetch for some commonly occurring streams. In response to this analysis, a novel multi-stride prefetcher, that supports streams with up to four distinct strides, is proposed. Performance analysis for SPEC CPU2000 illustrates that the proposed multi-stride prefetcher can outperform current stride prefetchers on several benchmarks; most notably on mcf, lucas and facerec, where it achieves an additional performance gain of up to 57%. Performance of the strided HW prefetchers is also contrasted with another recently proposed prefetch scheme, runahead execution (RAE), and the synergy between the schemes is investigated.
Starting Page	1
Ending Page	11
Page Count	11
File Format	PDF
ISBN	1581138393
DOI	10.1145/1006209.1006211
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2004-06-26
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Multiple strides Stream prefetching Hardware prefetcher
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in