NDLI: Loop fusion for clustered VLIW architectures

Please wait, while we are loading the content...

Systems-on-chip needs for embedded software development: an industrial perspective

Fractional rate dataflow model and efficient code synthesis for multimedia applications

Footprint and feature management using aspect-oriented programming techniques

Standardization approach of ITRON debugging interface specification and evaluation of its adaptability

DSPs: why don't they just go away!

Optimal integrated code generation for clustered VLIW architectures

Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST algorithms

VISTA: a system for interactive code improvement

Application specific compiler/architecture codesign: a case study

Energy-conserving feedback EDF scheduling for embedded systems with real-time constraints

Energy-conscious compilation based on voltage scaling

Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation

Generic control flow reconstruction from assembly code

On systematic design of globally consistent executable assertions in embedded software

Energy aware compilation for DSPs with SIMD instructions

Loop fusion for clustered VLIW architectures

Compiler-directed cache polymorphism

When to use a compilation service?

Perfecting preemption threshold scheduling for object-oriented real-time system design: from the perspective of real-time synchronization

Design space optimization of embedded memory systems via data remapping

Profile guided selection of ARM and thumb instructions

Automatic formal verification for scheduled VLIW code

Compiling with code-size constraints

Inter-task register-allocation for static operating systems

Quick piping: a fast, high-level model for describing processor pipelines

Proxy compilation of dynamically loaded Java classes with MoJo

Loop fusion for clustered VLIW architectures

Content Provider	ACM Digital Library
Author	Sweany, Philip Qian, Yi Carr, Steve
Abstract	Embedded systems require maximum performance from a processor within significant constraints in power consumption and chip cost. Using software pipelining, high-performance digital signal processors can often exploit considerable instruction-level parallelism (ILP), and thus significantly improve performance. However, software pipelining, in some instances, hinders the goals of low power consumption and low chip cost. Specifically, the registers required by a software pipelined loop may exceed the size of the physical register set.The register pressure problem incurred by software pipelining makes it difficult to build a high-performance embedded processor with a single, multi-ported register bank with enough registers to support high levels of ILP while maintaining clock speed and limiting power consumption. The large number of ports required to support a single register bank severely hampers access time. The port requirement for a register bank can be reduced via hardware by partitioning the register bank into multiple banks connected to disjoint subsets of functional units, called clusters. Since a functional unit is not directly connected to all register banks, wasted energy and resources can result due to delays incurred when accessing "non-local" registers.The overhead due to partitioning of the register set can be ameliorated by using high-level compiler loop optimization techniques such as unrolling, unroll-and-jam and fusion. High-level loop optimizations spread data-independent parallelism across clusters that may not require "non-local" register accesses and can provide work to hide the latency of any such register accesses that are needed.In this paper, we examine the effects of loop fusion on DSP loops run on four simulated, clustered VLIW architectures and the Texas Instruments TMS320C64x. Our experiments show a 1.3 -- 2 harmonic mean speedup.
Starting Page	112
Ending Page	119
Page Count	8
File Format	PDF
ISBN	1581135270
DOI	10.1145/513829.513850
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2002-06-19
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Loop fusion Clustered vliw architectures
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Loop fusion for clustered VLIW architectures

Loop Fusion for Clustered VLIW Architectures (2002)

Optimizing Loop Performance for Clustered VLIW Architectures

Instruction scheduling for clustered VLIW architectures

Energy-aware register file re-partitioning for clustered VLIW architectures

Compiler-assisted leakage energy optimization for clustered VLIW architectures

Backtracking Optimized DDG Directed Scheduling Algorithm for Clustered VLIW Architectures

PRMDL: a machine description language for clustered VLIW architectures

Modulo scheduling with integrated register spilling for clustered VLIW architectures

Loop fusion for clustered VLIW architectures

Similar Documents

Loop fusion for clustered VLIW architectures

Loop Fusion for Clustered VLIW Architectures (2002)

Optimizing Loop Performance for Clustered VLIW Architectures

Instruction scheduling for clustered VLIW architectures

Energy-aware register file re-partitioning for clustered VLIW architectures

Compiler-assisted leakage energy optimization for clustered VLIW architectures

Backtracking Optimized DDG Directed Scheduling Algorithm for Clustered VLIW Architectures

PRMDL: a machine description language for clustered VLIW architectures

Modulo scheduling with integrated register spilling for clustered VLIW architectures

Loop fusion for clustered VLIW architectures