Loading...
Please wait, while we are loading the content...
Similar Documents
Performance tuning and analysis of future vector processors based on the roofline model
| Content Provider | ACM Digital Library |
|---|---|
| Author | Nagaoka, Ryuichi Kobayashi, Hiroaki Sato, Yoshiei Musa, Akihiro Takizawa, Hiroyuki Egawa, Ryusuke Okabe, Koki |
| Abstract | Because of a recent steep drop in the ratio of memory bandwidth to computational performance (B/F) of vector processors, their advantage against scalar ones regarding relatively high sustained performance is decaying. To cover the insufficient B/F rate, an on-chip vector cache mechanism is promising for the vector processors. Although the effectiveness of the vector cache has been evaluated, cache-conscious tuning of vector codes and the analysis of the obtained performance have not been discussed yet. Under this situation, the purpose of this paper is to establish a strategy for performance tuning of a vector processor with a cache to exploit its potential. To analyze its sustained performance, this paper uses the roofline model. Several optimization techniques are applied to real scientific and engineering applications, and their effects are assessed with the model. We confirm that the model can guide users to effective tuning so as to maximize its gain. We also discuss the energy efficiency of the on-chip vector cache. |
| Starting Page | 7 |
| Ending Page | 14 |
| Page Count | 8 |
| File Format | |
| ISBN | 9781605588308 |
| DOI | 10.1145/1621960.1621962 |
| Language | English |
| Publisher | Association for Computing Machinery (ACM) |
| Publisher Date | 2009-09-13 |
| Publisher Place | New York |
| Access Restriction | Subscribed |
| Subject Keyword | Performance characterization Vector cache Energy consumption Vector processing Scientific application Performance optimization Memory system Performance model |
| Content Type | Text |
| Resource Type | Article |
