NDLI: Evaluate the performance changes of processor simulator benchmarks When context switches are incorporated

Please wait, while we are loading the content...

Use of Ada in Lockheed Martin for air traffic management and beyond

Automatic OO parser generation using visitors for Ada 2005

Evaluate the performance changes of processor simulator benchmarks When context switches are incorporated

Integrating Ada 2005 into visual studio 2005

An improved IDL compiler for optimizing CORBA applications

Catch that speeding turtle: latching onto fun graphics in CS1

DEGAS: discrete event Gnu advanced scheduler

Ada 2005 & high integrity systems

Developing safety critical software for an unmanned aerial vehicle situational awareness tool

Schizophrenic middleware support for fault tolerance

Refactoring of an Ada 95 library with a Meta CASE tool

Time horizon in distributed object societies

Why you should be using Ada 2005 now!

When to migrate legacy embedded applications

Evaluate the performance changes of processor simulator benchmarks When context switches are incorporated

Content Provider	ACM Digital Library
Author	Shindi, Rajaa S. Cooper, Shaun
Abstract	Building state-of-the-art processors is expensive and time consuming. Once the design is finalized and implemented, simulations are used to evaluate functionality and performance of the system. The Sim-alpha processor simulator is one of the most important tools for performance evaluations. Enhancing processor simulators is one of the major research field and many studies are underway related to this area. Current, open source, processor simulators do not account for the influences caused by multi-processing. In this study, we had shown that most processor simulations only test one program at a time on a virtual processor. The goal of the project was to demonstrate how processor simulators work when external influences are incorporated. Hardware or software interrupts are events that alter sequence of instructions executed by a processor. A context switch occurs when a multitasking operating system suspends the currently running process, and starts executing another. An additional code was added to the Sim-alpha program to allow for context switch. Benchmarks were executed with and without time slice context switch as well as different time slices. The results had shown that when the number of cycles before flushing the cache increases, the miss rate will decrease. For example if we are flushing the cache every 150 cycles, the cache miss rate is 48% compare to 2% without flushing the cache. The effect of flushing the cache is significant on the cache performance of processor simulators. In real life environments, processor must support multiple processes. We demonstrated with a simple change in the code that these simulators can have a more realistic workload. The effect of flushing the cache is significant on the cache performance of processor simulators. Current models do not account for this and may over estimate the performance gains of a particular processor design.
Starting Page	9
Ending Page	14
Page Count	6
File Format	PDF
ISBN	1595935630
DOI	10.1145/1185642.1185645
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-11-12
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Context switches Cpu Processor simulators Sim-alpha Cache
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in