NDLI: Measuring the cache interference cost in preemptive real-time systems

Please wait, while we are loading the content...

GraalBench: a 3D graphics benchmark suite for mobile phones

NDL: a domain-specific language for device drivers

Procrastination scheduling in fixed priority real-time systems

A trace-based binary compilation framework for energy-aware computing

Feedback driven instruction-set extension

Adaptive code unloading for resource-constrained JVMs

EMBARC: an efficient memory bank assignment algorithm for retargetable compilers

Link-time optimization of ARM binaries

Code protection for resource-constrained embedded devices

Modeling and simulating electronic textile applications

Asynchronous software thread integration for efficient software

Power-efficient prefetching via bit-differential offset assignment on embedded processors

ESys.Net: a new solution for embedded systems modeling and simulation

Compositional static instruction cache simulation

Advanced control flow in Java card programming

Hardware-managed register allocation for embedded processors

Optimizing for space and time usage with speculative partial redundancy elimination

Input data reuse in compiling window operations onto reconfigurable hardware

Spinach: a liberty-based simulator for programmable network interface architectures

A formal concurrency model based architecture description language for synthesis of software development tools

Speculative software management of datapath-width for energy optimization

XTREM: a power simulator for the Intel XScale® core

Measuring the cache interference cost in preemptive real-time systems

Generating fast code from concurrent program dependence graphs

A retargetable register allocation framework for embedded processors

Finding effective compilation sequences

Flattening statecharts without explosions

Dynamic voltage scaling for real-time multi-task scheduling using buffers

Measuring the cache interference cost in preemptive real-time systems

Content Provider	ACM Digital Library
Author	Stärner, Johan Asplund, Lars
Abstract	Caches exploits locality of references to reduce memory access latencies and thereby improve processor performance. When an operating system switches application task or performs other kernel services, the assumption of locality may be violated because the instructions and data may no longer be in the cache when the preempted operation is resumed. Thus, these operations have an additional cache interference cost that must be taken into account when calculating or estimating the performance and responsiveness of the system.In this paper we present a simulation framework suitable for examining the cache interference cost in preemptive real-time systems. Using this framework we measure the interference cost for operating system services and a set of embedded benchmarks.The simulations show that there are a significant performance gap between the best- and worst case execution times even for simple hardware architectures. Also, the worst-case performance of some software modules was found to be more or less independent of the cache configuration. These results can be used to get a better understanding of the execution behavior of preemptive real-time systems and can serve as guidelines for choosing suitable cache configurations.
Starting Page	146
Ending Page	154
Page Count	9
File Format	PDF
ISBN	1581138067
DOI	10.1145/997163.997184
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2004-06-11
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Preemption Real-time operating system Cache interference
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Measuring the cache interference cost in preemptive real-time systems

Program path analysis to bound cache-related preemption delay in preemptive real-time systems

Cache and Pipeline Sensitive Fixed Priority Scheduling for Preemptive Real-Time Systems (2000)

Program path analysis to bound cache-related preemption delay in preemptive real-time systems

Explicit Reservation of Cache Memory in a Predictable, Preemptive Multitasking Real-time System

Minimizing cache related preemption delay in preemptive scheduler

Hybrid Instruction Cache Partitioning for Preemptive Real-Time Systems

Hybrid instruction cache partitioning for preemptive real-time systems.

Program path analysis to bound cache-related preemption delay in preemptive real-time systems (2000).

Measuring the cache interference cost in preemptive real-time systems

Similar Documents

Measuring the cache interference cost in preemptive real-time systems

Program path analysis to bound cache-related preemption delay in preemptive real-time systems

Cache and Pipeline Sensitive Fixed Priority Scheduling for Preemptive Real-Time Systems (2000)

Program path analysis to bound cache-related preemption delay in preemptive real-time systems

Explicit Reservation of Cache Memory in a Predictable, Preemptive Multitasking Real-time System

Minimizing cache related preemption delay in preemptive scheduler

Hybrid Instruction Cache Partitioning for Preemptive Real-Time Systems

Hybrid instruction cache partitioning for preemptive real-time systems.

Program path analysis to bound cache-related preemption delay in preemptive real-time systems (2000).

Measuring the cache interference cost in preemptive real-time systems