NDLI: S-Net for multi-memory multicores

Please wait, while we are loading the content...

Declarative data-parallel programming with the accelerator system

Parallelizing constraint programs

PASTHA: parallelizing stencil calculations in Haskell

SequenceL: transparency and multi-core parallelisms

Ypnos: declarative, parallel structured grid programming

Efficient parallel programming in Poly/ML and Isabelle/ML

S-Net for multi-memory multicores

Lightweight asynchrony using parasitic threads

Compress-and-conquer for optimal multicore computing

A parallel ASP instantiator based on DLV

S-Net for multi-memory multicores

Content Provider	ACM Digital Library
Author	Julku, Jukka Penczek, Frank Grelck, Clemens
Abstract	S-Net is a declarative coordination language and component technology aimed at modern multi-core/many-core architectures and systems-on-chip. It builds on the concept of stream processing to structure dynamically evolving networks of communicating asynchronous components. Components themselves are implemented using a conventional language suitable for the application domain. This two-level software architecture maintains a familiar sequential development environment for large parts of an application and offers a high-level declarative approach to component coordination. In this paper we present a conservative language extension for the placement of components and component networks in a multi-memory environment, i.e. architectures that associate individual compute cores or groups thereof with private memories. We describe a novel distributed runtime system layer that complements our existing multithreaded runtime system for shared memory multicores. Particular emphasis is put on efficient management of data communication. Last not least, we present preliminary experimental data.
Starting Page	25
Ending Page	34
Page Count	10
File Format	PDF
ISBN	9781605588599
DOI	10.1145/1708046.1708054
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-01-19
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Component coordination Hybrid memory architecture Stream processing Multicore programming
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in