NDLI: Understanding stencil code performance on multicore architectures

Please wait, while we are loading the content...

SoftHV: a HW/SW co-designed processor with horizontal and vertical fusion

Pruning hardware evaluation space via correlation-driven application similarity analysis

Performance optimization by dynamic code transformation

Universal optical multi-drop bus for heterogeneous memory architecture

On-the-fly detection of precise loop nests across procedures on a dynamic binary translation system

Bounding the effect of partition camping in GPU kernels

Multi- and many-core data mining with adaptive sparse grids

Performing bitwise logic operations in cache using spintronics-based magnetic tunnel junctions

Tolerating correlated failures for generalized Cartesian distributions via bipartite matching

Scalable memory registration for high performance networks using helper threads

Efficient stack distance computation for priority replacement policies

BarrierWatch: characterizing multithreaded workloads across and within program-defined epochs

Increasing power/performance resource efficiency on virtualized enterprise servers

Quantitative analysis of parallelism and data movement properties across the Berkeley computational motifs

Harmonia: a transparent, efficient, and harmonious dynamic binary translator targeting the Intel® architecture

Leveraging data-structure semantics for efficient algorithmic parallelism

Understanding stencil code performance on multicore architectures

Virtual base station pool: towards a wireless network cloud for radio access networks

SIFT: a low-overhead dynamic information flow tracking architecture for SMT processors

A flexible approach to efficient resource sharing in virtualized environments

Elastic pipeline: addressing GPU on-chip shared memory bank conflicts

Scaling scientific applications on clusters of hybrid multicore/GPU nodes

A reconfigurable cache architecture for energy efficiency

CnC-Hadoop: a graphical coordination language for distributed multiscale parallelism

Parametrizing multicore architectures for multiple sequence alignment

FACT: a framework for adaptive contention-aware thread migrations

Evaluation of dynamic voltage and frequency scaling for stream programs

Manycore work stealing

Towards self-adaptive networks on chip for massively parallel processors: multilevel quality of service programmability

Performance analysis and optimization of molecular dynamics simulation on Godson-T many-core processor

MPOpt-Cell: a high-performance data-flow programming environment for the CELL BE processor

An MPSoC design approach for multiple use-cases of throughput constrainted applications

Hybrid high-performance low-power and ultra-low energy reliable caches

AstroLIT: enabling simulation-based microarchitecture comparison between Intel® and Transmeta designs

Dynamic co-management of persistent RAM main memory and storage resources

A parallel programming framework orchestrating multiple languages and architectures

Cluster-based topologies for 3D stacked architectures

Composable local memory organisation for streaming applications on embedded MPSoCs

Maintaining real-time synchrony on SpiNNaker

Rematerialization-based register allocation through reverse computing

Understanding stencil code performance on multicore architectures

Content Provider	ACM Digital Library
Author	Qasem, Apan Rahman, Shah M. Faizur Yi, Qing
Abstract	Stencil computations are the foundation of many large applications in scientific computing. Previous research has shown that several optimization mechanisms, including rectangular blocking and time skewing combined with wavefront- and pipeline-based parallelization, can be used to significantly improve the performance of stencil kernels on multi-core architectures. However, the overall performance impact of these optimizations are difficult to predict due to the interplay of load imbalance, synchronization overhead, and cache locality. This paper presents a detailed performance study of these optimizations by applying them with a wide variety of different configurations, using hardware counters to monitor the efficiency of architectural components, and then developing a set of formulas via regression analysis to model their overall performance impact in terms of the affected hardware counter numbers. We have applied our methodology to three stencil computation kernels, a 7-point jacobi, a 27-point jacobi, and a 7-point Gauss-Seidel computation. Our experimental results show that a precise formula can be developed for each kernel to accurately model the overall performance impact of varying optimizations and thereby effectively guide the performance analysis and tuning of these kernels.
Starting Page	1
Ending Page	10
Page Count	10
File Format	PDF
ISBN	9781450306980
DOI	10.1145/2016604.2016641
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2011-05-03
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-performance code generation for stencil computations on GPU architectures

High Performance Code Generation for Stencil Computation on Heterogeneous Multi-device Architectures

Stencil computation optimization and autotuning on state-of-the-art multicore architectures (2008)

Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures (2008)

Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures.

Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures

Stencil Computation Optimization and Auto-tuning on State-of-the-Art Multicore Architectures

Scaling HMMER Performance on Multicore Architectures

Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures.

Understanding stencil code performance on multicore architectures

Similar Documents

High-performance code generation for stencil computations on GPU architectures

High Performance Code Generation for Stencil Computation on Heterogeneous Multi-device Architectures

Stencil computation optimization and autotuning on state-of-the-art multicore architectures (2008)

Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures (2008)

Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures.

Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures

Stencil Computation Optimization and Auto-tuning on State-of-the-Art Multicore Architectures

Scaling HMMER Performance on Multicore Architectures

Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures.

Understanding stencil code performance on multicore architectures