NDLI: Processing data streams with hard real-time constraints on heterogeneous systems

Please wait, while we are loading the content...

Rethinking shared-memory languages and hardware

An execution strategy and optimized runtime support for parallelizing irregular reductions on modern GPUs

Transactional conflict decoupling and value prediction

Scalable fine-grained call path tracing

Page placement in hybrid memory systems

SecureME: a hardware-software approach to full system security

Coordinating processor and main memory for efficientserver power control

Challenges and opportunities in renewable energy and energy efficiency

Characterizing the impact of soft errors on iterative methods in scientific computing

Optimizing the datacenter for data-centric workloads

Performance modeling as the key to extreme scale computing

Mint: realizing CUDA performance in 3D stencil methods with annotated C

Automating GPU computing in MATLAB

Cost-effectively offering private buffers in SoCs and CMPs

Cosmic microwave background map-making at the petascale and beyond

The elephant and the mice: the role of non-strict fine-grain synchronization for modern many-core architectures

SRC: information retrieval as a persistent parallel service on supercomputer infrastructure

Automatic generation of executable communication specifications from parallel applications

Multiset signatures for transactional memory

Generic topology mapping strategies for large-scale parallel architectures

Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity

Processing data streams with hard real-time constraints on heterogeneous systems

Optimizing throughput/power trade-offs in hardware transactional memory using DVFS and intelligent scheduling

High performance linpack benchmark: a fault tolerant implementation without checkpointing

Predictive coordination of multiple on-chip resources for chip multiprocessors

MDR: performance model driven runtime for heterogeneous parallel platforms

Using GPUs to compute large out-of-card FFTs

A composite and scalable cache coherence protocol for large scale CMPs

A QHD-capable parallel H.264 decoder

$F^{2}BFLY:$ an on-chip free-space optical network with wavelength-switching

SRC: Damaris - using dedicated i/o cores for scalable post-petascale HPC simulations

Hystor: making the best use of solid state drives in high performance storage systems

ZEBRA: a data-centric, hybrid-policy hardware transactional memory design

Modeling the performance of an algebraic multigrid cycle on HPC platforms

An idiom-finding tool for increasing productivity of accelerators

Active pebbles: parallel programming for data-driven applications

Automatic SIMD vectorization of fast fourier transforms for the larrabee and AVX instruction sets

Controlling cache utilization of HPC applications

MP-PIPE: a massively parallel protein-protein interaction prediction engine

Karma: scalable deterministic record-replay

SRC: FenixOS - a research operating system focused on high scalability and reliability

SRC: soft error detection and recovery for high performance linpack

Poster: DVFS management in real-processors

SRC: OpenSHMEM library development

SRC: enabling petascale data analysis for scientific applications through data reorganization

SRC: virtual i/o caching: dynamic storage cache management for concurrent workloads

SRC: an automatic code overlaying technique for multicores with explicitly-managed memory hierarchies

Poster: programming clusters of GPUs with OMPSs

Poster: revisiting virtual channel memory for performance and fairness on multi-core architecture

Poster: implications of merging phases on scalability of multi-core architectures

SRC: facilitating efficient parallelization of information storage and retrieval on large data sets

SRC: automatic extraction of SST/macro skeleton models

Processing data streams with hard real-time constraints on heterogeneous systems

Content Provider	ACM Digital Library
Author	Schuster, Assaf Verner, Uri Silberstein, Mark
Abstract	Data stream processing applications such as stock exchange data analysis, VoIP streaming, and sensor data processing pose two conflicting challenges: short per-stream latency -- to satisfy the milliseconds-long, hard real-time constraints of each stream, and high throughput -- to enable efficient processing of as many streams as possible. High-throughput programmable accelerators such as modern GPUs hold high potential to speed up the computations. However, their use for hard real-time stream processing is complicated by slow communications with CPUs, variable throughput changing non-linearly with the input size, and weak consistency of their local memory with respect to CPU accesses. Furthermore, their coarse grain hardware scheduler renders them unsuitable for unbalanced multi-stream workloads. We present a general, efficient and practical algorithm for hard real-time stream scheduling in heterogeneous systems. The algorithm assigns incoming streams of different rates and deadlines to CPUs and accelerators. By employing novel stream schedulability criteria for accelerators, the algorithm finds the assignment which simultaneously satisfies the aggregate throughput requirements of all the streams and the deadline constraint of each stream alone. Using the AES-CBC encryption kernel, we experimented extensively on thousands of streams with realistic rate and deadline distributions. Our framework outperformed the alternative methods by allowing 50% more streams to be processed with provably deadline-compliant execution even for deadlines as short as tens milliseconds. Overall, the combined GPU-CPU execution allows for up to 4-fold throughput increase over highly-optimized multi-threaded CPU-only implementations.
Starting Page	120
Ending Page	129
Page Count	10
File Format	PDF
ISBN	9781450301022
DOI	10.1145/1995896.1995915
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2011-05-31
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Hard real-time Data streams Scheduling Batch processing Gpu Accelerator
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in