NDLI: Log-based architectures:using multicore to help software behave correctly

Please wait, while we are loading the content...

Log-based architectures:using multicore to help software behave correctly

Content Provider	ACM Digital Library
Author	Mowry, Todd C. Chen, Shimin Kozuch, Michael Gibbons, Phillip B.
Abstract	While application performance and power-efficiency are both important, application correctness is even more important. In other words, if the application is misbehaving, it is little consolation that it is doing so quickly or power-efficiently. In the Log-Based Architectures (LBA) project, we are focusing on a challenging source of application misbehavior: software bugs, including obscure bugs that only cause problems during security attacks. To help detect and fix software bugs, we have been exploring techniques for accelerating dynamic program monitoring tools, which we call "lifeguards". Lifeguards are typically written today using dynamic binary instrumentation frameworks such as Valgrind or Pin. Due to the overheads of binary instrumentation, lifeguards that require instructiongrain information typically experience 30X-100X slowdowns, and hence it is only practical to use them during explicit debug cycles. The goal in the LBA project is to reduce these overheads to the point where lifeguards can run continuously on deployed code. To accomplish this, we propose hardware mechanisms to create a dynamic log of instruction-level events in the monitored application and stream this information to one or more software lifeguards running on separate cores on the same multicore processor. In this paper, we highlight techniques and features of LBA that reduce the slowdown to just 2%--51% for sequential programs and 28%--51% for parallel programs.
Starting Page	84
Ending Page	91
Page Count	8
File Format	PDF
ISSN	01635980
DOI	10.1145/1945023.1945034
Journal	ACM SIGOPS Operating Systems Review (OPSR)
Volume Number	45
Issue Number	1
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1975-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Software bugs Lifeguards Log-based architectures Parallel monitoring Program monitoring
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Hardware and Architecture Information Systems

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multicore diversity:a software developer's nightmare

Flexible Hardware Acceleration for Instruction-Grain Program Monitoring

Bridging functional heterogeneity in multicore architectures

Parallel approach to NNMF on multicore architecture

Performance modelling of parallel computer architectures

Demystifying multicore throughput metrics

Flexible Hardware Acceleration for Instruction-Grain Program Monitoring

Meta-Level Architectures for Component-Based Mobile Computing

Application-level performance prediction tools for network-based svstems

Log-based architectures:using multicore to help software behave correctly

Similar Documents

Multicore diversity:a software developer's nightmare

Flexible Hardware Acceleration for Instruction-Grain Program Monitoring

Bridging functional heterogeneity in multicore architectures

Parallel approach to NNMF on multicore architecture

Performance modelling of parallel computer architectures

Demystifying multicore throughput metrics

Flexible Hardware Acceleration for Instruction-Grain Program Monitoring

Meta-Level Architectures for Component-Based Mobile Computing

Application-level performance prediction tools for network-based svstems

Log-based architectures:using multicore to help software behave correctly