NDLI: A contour display generation algorithm for VLSI implementation

Content Provider	ACM Digital Library
Author	Zyda, Michael J.
Abstract	Recent articles have discussed the current trend towards designing raster graphics algorithms into VLSI chips. The purpose of these design efforts is to capture some of the real-time animation capability found in vector graphics systems. Currently, real-time vector graphics animation is limited primarily to operations involving coordinate transformations. In order to enhance this animation capability, frequently encountered vector graphics algorithms that require the high speed, parallel computation capability of VLSI must be identified. Real-time contour display generation from grid data is one such algorithm. This paper describes the specifics of a contour display generation algorithm, the architectural framework of a processor that performs this algorithm and the architectural requirements of such a processor. The contouring algorithm is based on a data structure, the contouring tree, whose regularity and amenability for parallel computation make it an ideal candidate for VLSI. The architectural framework for a contouring processor chip that performs this algorithm for the real-time environment of interactive graphics is discussed, particularly the issues of memory size and data distribution. A model of the contouring process is created in order to determine the necessary physical parameters of the contouring processor in this architectural framework. Conclusions are drawn concerning the feasibility of producing a VLSI chip that performs this contouring algorithm.
Starting Page	135
Ending Page	146
Page Count	12
File Format	PDF
ISSN	00978930
DOI	10.1145/965145.801273
Journal	ACM SIGGRAPH Computer Graphics (COMG)
Volume Number	16
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1988-08-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article
Subject	Computer Science Computer Graphics and Computer-Aided Design

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A decomposable algorithm for contour surface display generation

A contour display generation algorithm for VLSI implementation

A Novel Contour Generation Algorithm for Surface Reconstruction From Dexel Data

An Algorithm for Filling Regions on Graphics Display Devices

The triangle processor and normal vector shader:a VLSI system for high performance graphics

Contour rendering

A graphics subroutine package for the Neuroscience Display Processor

A scan line algorithm for computer display of curved surfaces (COMG, Vol. 12, Issue. 3)

A colour display unit for a 21-channel EEG-monitor

A contour display generation algorithm for VLSI implementation

Similar Documents

A decomposable algorithm for contour surface display generation

A contour display generation algorithm for VLSI implementation

A Novel Contour Generation Algorithm for Surface Reconstruction From Dexel Data

An Algorithm for Filling Regions on Graphics Display Devices

The triangle processor and normal vector shader:a VLSI system for high performance graphics

Contour rendering

A graphics subroutine package for the Neuroscience Display Processor

A scan line algorithm for computer display of curved surfaces (COMG, Vol. 12, Issue. 3)

A colour display unit for a 21-channel EEG-monitor

A contour display generation algorithm for VLSI implementation