NDLI: DDGacc:boosting dynamic DDG-based binary optimizations through specialized hardware support

Please wait, while we are loading the content...

DDGacc:boosting dynamic DDG-based binary optimizations through specialized hardware support

Content Provider	ACM Digital Library
Author	Pavlou, Demos Gibert, Enric Latorre, Fernando Gonzalez, Antonio
Abstract	Dynamic Binary Translators (DBT) and Dynamic Binary Optimization (DBO) by software are used widely for several reasons including performance, design simplification and virtualization. However, the software layer in such systems introduces non-negligible overheads which affect performance and user experience. Hence, reducing DBT/DBO overheads is of paramount importance. In addition, reduced overheads have interesting collateral effects in the rest of the software layer, such as allowing optimizations to be applied earlier. A cost-effective solution to this problem is to provide hardware support to speed up the primitives of the software layer, paying special attention to automate DBT/DBO mechanisms and leave the heuristics to the software, which is more flexible. In this work, we have characterized the overheads of a DBO system using DynamoRIO implementing several basic optimizations. We have seen that the computation of the Data Dependence Graph (DDG) accounts for 5%-10% of the execution time. For this reason, we propose to add hardware support for this task in the form of a new functional unit, called DDGacc, which is integrated in a conventional pipeline processor and is operated through new ISA instructions. Our evaluation shows that DDGacc reduces the cost of computing the DDG by 32x, which reduces overall execution time by 5%-10% on average and up to 18% for applications where the DBO optimizes large code footprints.
Starting Page	159
Ending Page	168
Page Count	10
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/2365864.2151046
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	47
Issue Number	7
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Co-designed processors Dynamic binary optimization Start-up overhead Hardware acceleration
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

DDGacc: boosting dynamic DDG-based binary optimizations through specialized hardware support

Speculative hardware/software co-designed floating-point multiply-add fusion (SIGP, Vol. 49, Issue. 4)

HW/SW co-designed acceleration of dynamic languages

Improving dynamic binary optimization through early-exit guided code region formation

Online optimizations driven by hardware performance monitoring

Memento mori: dynamic allocation-site-based optimizations

Computation on programmable graphics hardware

Warp Processors

TAO: two-level atomicity for dynamic binary optimizations

DDGacc:boosting dynamic DDG-based binary optimizations through specialized hardware support

Similar Documents

DDGacc: boosting dynamic DDG-based binary optimizations through specialized hardware support

Speculative hardware/software co-designed floating-point multiply-add fusion (SIGP, Vol. 49, Issue. 4)

HW/SW co-designed acceleration of dynamic languages

Improving dynamic binary optimization through early-exit guided code region formation

Online optimizations driven by hardware performance monitoring

Memento mori: dynamic allocation-site-based optimizations

Computation on programmable graphics hardware

Warp Processors

TAO: two-level atomicity for dynamic binary optimizations

DDGacc:boosting dynamic DDG-based binary optimizations through specialized hardware support