NDLI: Accelerating critical section execution with asymmetric multi-core architectures (SIGP, Vol. 44, Issue. 3)

Content Provider	ACM Digital Library
Author	Suleman, M. Aater Mutlu, Onur Patt, Yale N. Qureshi, Moinuddin K.
Abstract	To improve the performance of a single application on Chip Multiprocessors (CMPs), the application must be split into threads which execute concurrently on multiple cores. In multi-threaded applications, critical sections are used to ensure that only one thread accesses shared data at any given time. Critical sections can serialize the execution of threads, which significantly reduces performance and scalability. This paper proposes Accelerated Critical Sections (ACS), a technique that leverages the high-performance core(s) of an Asymmetric Chip Multiprocessor (ACMP) to accelerate the execution of critical sections. In ACS, selected critical sections are executed by a high-performance core, which can execute the critical section faster than the other, smaller cores. As a result, ACS reduces serialization: it lowers the likelihood of threads waiting for a critical section to finish. Our evaluation on a set of 12 critical-section-intensive workloads shows that ACS reduces the average execution time by 34% compared to an equal-area 32T-core symmetric CMP and by 23% compared to an equal-area ACMP. Moreover, for 7 out of the 12 workloads, ACS improves scalability by increasing the number of threads at which performance saturates.
Starting Page	253
Ending Page	264
Page Count	12
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/1508284.1508274
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	44
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Parallel programming Critical sections Multi-core Cmp Locks Heterogeneous cores
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Accelerating critical section execution with asymmetric multi-core architectures

Accelerating critical section execution with asymmetric multi-core architectures (CARN, Vol. 37, Issue. 1)

Accelerating Critical Section Execution with Asymmetric Multicore Architectures

Merge:a programming model for heterogeneous multi-core systems (SIGP, Vol. 43, Issue. 3)

DMP:deterministic shared memory multiprocessing (SIGP, Vol. 44, Issue. 3)

An asymmetric distributed shared memory model for heterogeneous parallel systems (SIGP, Vol. 45, Issue. 3)

Execution migration in a heterogeneous-ISA chip multiprocessor (SIGP, Vol. 47, Issue. 4)

Price theory based power management for heterogeneous multi-cores (SIGP, Vol. 49, Issue. 4)

Kendo:efficient deterministic multithreading in software (SIGP, Vol. 44, Issue. 3)

Accelerating critical section execution with asymmetric multi-core architectures (SIGP, Vol. 44, Issue. 3)

Similar Documents

Accelerating critical section execution with asymmetric multi-core architectures

Accelerating critical section execution with asymmetric multi-core architectures (CARN, Vol. 37, Issue. 1)

Accelerating Critical Section Execution with Asymmetric Multicore Architectures

Merge:a programming model for heterogeneous multi-core systems (SIGP, Vol. 43, Issue. 3)

DMP:deterministic shared memory multiprocessing (SIGP, Vol. 44, Issue. 3)

An asymmetric distributed shared memory model for heterogeneous parallel systems (SIGP, Vol. 45, Issue. 3)

Execution migration in a heterogeneous-ISA chip multiprocessor (SIGP, Vol. 47, Issue. 4)

Price theory based power management for heterogeneous multi-cores (SIGP, Vol. 49, Issue. 4)

Kendo:efficient deterministic multithreading in software (SIGP, Vol. 44, Issue. 3)

Accelerating critical section execution with asymmetric multi-core architectures (SIGP, Vol. 44, Issue. 3)