NDLI: A block-and-actions generator as an alternative to a simulator for collecting architecture measurements

Content Provider	ACM Digital Library
Author	Tamir, Y. Lang, T. Huguet, M.
Abstract	To design a new processor or to modify an existing one, designers need to gather data to estimate the influence of specific architecture features on the performance of the proposed machine (PM). To obtain this data, it is necessary to measure on an existing machine (EM) the dynamic behavior of typical programs. Traditionally, simulators have been used to obtain measurements for PMs. Since several hundred EM instructions are required to decode, interpret, and measure each simulated (PM) instruction, the simulation time of typical programs is prohibitively large. Thus, designers tend to simulate only small programs and the results obtained might not be representative of a real system behavior. In this paper we present an alternative tool for collecting architecture measurements: the Block-and-Actions Generator (BKGEN). BKGEN produces a version of the program being measured which is directly executable by the EM. This executable version is obtained directly with the EM compiler or with the PM compiler and a assembly-to-assembly translator. The choice between these alternatives depends on the EM and PM compiler technology and the type of measurements to be obtained. BKGEN also collects the PM events to be measured (called actions). Each EM block of instructions is associated with a PM block of actions so that when the program is executed, it collects the measurements associated with the PM. The main advantage of BKGEN is that the execution time is substantially reduced compared to the execution time of a simulator while collecting similar data. Thus, large typical programs (compilers, assemblers, word processors, .) can be used by the designer to obtain meaningful measurements.
Starting Page	14
Ending Page	25
Page Count	12
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/960114.29652
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	22
Issue Number	7
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A block-and-actions generator as an alternative to a simulator for collecting architecture measurements

An alternative to subclassing

Implementation of a tagged architecture for block structured languages

Experience with an automatic code generator generator

A code generator generator language

Modula-2 an alternative to C?

An alternative to current looping syntax

An alternative approach to macro processing

OPG: an optimizing parser generator

A block-and-actions generator as an alternative to a simulator for collecting architecture measurements

Similar Documents

A block-and-actions generator as an alternative to a simulator for collecting architecture measurements

An alternative to subclassing

Implementation of a tagged architecture for block structured languages

Experience with an automatic code generator generator

A code generator generator language

Modula-2 an alternative to C?

An alternative to current looping syntax

An alternative approach to macro processing

OPG: an optimizing parser generator

A block-and-actions generator as an alternative to a simulator for collecting architecture measurements