NDLI: DBT path selection for holistic memory efficiency and performance

Please wait, while we are loading the content...

DBT path selection for holistic memory efficiency and performance

Content Provider	ACM Digital Library
Author	hazelwood, Kim Soffa, Mary Lou Guha, Apala
Abstract	Dynamic binary translators(DBTs) provide powerful platforms for building dynamic program monitoring and adaptation tools. DBTs, however, have high memory demands because they cache translated code and auxiliary code to a software code cache and must also maintain data structures to support the code cache. The high memory demands make it difficult for memory-constrained embedded systems to take advantage of DBT-based tools. Previous research on DBT memory management focused on the translated code and auxiliary code only. However, we found that data structures are comparable to the code cache in size. We show that the translated code size, auxiliary code size and the data structure size interact in a complex manner, depending on the path selection (trace selection and link formation) strategy. Therefore, holistic memory efficiency (comprising translated code, auxiliary code and data structures) cannot be improved by focusing on the code cache only. In this paper, we use path selection for improving holistic memory efficiency which in turn impacts performance in memory-constrained environments. Although there has been previous research on path selection, such research only considered performance in memory-unconstrained environments. The challenge for holistic memory efficiency is that the path selection strategy results in complex interactions between the memory demand components. Also, individual aspects of path selection and the holistic memory efficiency may impact performance in complex ways. We explore these interactions to motivate path selection targeting holistic memory demand. We enumerate all the aspects involved in a path selection design and evaluate a comprehensive set of approaches for each aspect. Finally, we propose a path selection strategy that reduces memory demands by 20% and at the same time improves performance by 5-20% compared to an industrial-strength DBT.
Starting Page	145
Ending Page	156
Page Count	12
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/1837854.1736018
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	45
Issue Number	7
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Embedded systems Path selection Memory management Dynamic binary translation Virtual machines
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

DBT path selection for holistic memory efficiency and performance

Dynamic binary translation specialized for embedded systems

DBT path selection for holistic memory efficiency and performance (2010)

Performance profiling of virtual machines

Addressing the challenges of DBT for the ARM architecture

Machine-adaptable dynamic binary translation

An Adaptive Flash Translation Layer for High-Performance Storage Systems

Dbt path selection for holistic memory efficiency and performance.

Efficient memory virtualization for Cross-ISA system mode emulation

DBT path selection for holistic memory efficiency and performance

Similar Documents

DBT path selection for holistic memory efficiency and performance

Dynamic binary translation specialized for embedded systems

DBT path selection for holistic memory efficiency and performance (2010)

Performance profiling of virtual machines

Addressing the challenges of DBT for the ARM architecture

Machine-adaptable dynamic binary translation

An Adaptive Flash Translation Layer for High-Performance Storage Systems

Dbt path selection for holistic memory efficiency and performance.

Efficient memory virtualization for Cross-ISA system mode emulation

DBT path selection for holistic memory efficiency and performance