NDLI: Employing register channels for the exploitation of instruction level parallelism

Content Provider	ACM Digital Library
Author	Gupta, R.
Abstract	A multiprocessor system capable of exploiting fine-grained parallelism must support efficient synchronization and data passing mechanisms. This paper demonstrates the use of shared register channels as the communication mechanism among processors in a multiprocessor chip. A register channel is provided with a synchronization bit that is used to ensure that a processor succeeds in reading a channel only after the channel has been written to. In contrast to a VLIW machine a system with channels does not require strict lockstep operation of its processors. This reduces the delays caused by unpredictable events such as memory bank conflicts. Providing channels accessible at the speed of registers constraints the number of channels that can be supported in hardware. This paper presents compile-time techniques that efficiently allocate the channels and successfully exploit the fine-grained parallelism using a small number of channels. The scheduling of operations is carried out in a manner that reduces communication among the processors and hence the number of channels required. Redundant synchronizations subsumed by other synchronizations are eliminated and channels are reused whenever possible. Results of experiments demonstrating the effectiveness of the techniques in utilizing a small number of channels are presented.
Starting Page	118
Ending Page	127
Page Count	10
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/99164.99177
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	25
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Employing register channels for the exploitation of instruction level parallelism

Improved spill code generation for software pipelined loops

Modulo scheduling without overlapped lifetimes

Tetris:a new register pressure control technique for VLIW processors

Exploiting superword level parallelism with multimedia instruction sets

Limits of instruction-level parallelism (SIGP, Vol. 26, Issue. 4)

Instruction reordering for fork-join parallelism

Adapting instruction level parallelism for optimizing leakage in VLIW architectures

Improving balanced scheduling with compiler optimizations that increase instruction-level parallelism

Employing register channels for the exploitation of instruction level parallelism

Similar Documents

Employing register channels for the exploitation of instruction level parallelism

Improved spill code generation for software pipelined loops

Modulo scheduling without overlapped lifetimes

Tetris:a new register pressure control technique for VLIW processors

Exploiting superword level parallelism with multimedia instruction sets

Limits of instruction-level parallelism (SIGP, Vol. 26, Issue. 4)

Instruction reordering for fork-join parallelism

Adapting instruction level parallelism for optimizing leakage in VLIW architectures

Improving balanced scheduling with compiler optimizations that increase instruction-level parallelism

Employing register channels for the exploitation of instruction level parallelism