NDLI: SI-TM:reducing transactional memory abort rates through snapshot isolation (SIGP, Vol. 49, Issue. 4)

Content Provider	ACM Digital Library
Author	Azizi, Omid Firoozshahian, Amin Cheriton, David Stevenson, John P. Litz, Heiner
Abstract	Transactional memory represents an attractive conceptual model for programming concurrent applications. Unfortunately, high transaction abort rates can cause significant performance degradation. Conventional transactional memory realizations not only pessimistically abort transactions on every read-write conflict but also because of false sharing, cache evictions, TLB misses, page faults and interrupts. Consequently, the use of transactions needs to be restricted to a very small number of operations to achieve predictable performance, thereby, limiting its benefit to programming simplification. In this paper, we investigate snapshot isolation transactional memory in which transactions operate on memory snapshots that always guarantee consistent reads. By exploiting snapshots, an established database model of transactions, transactions can ignore read-write conflicts and only need to abort on write-write conflicts. Our implementation utilizes a memory controller that supports multiversion memory, to efficiently support snapshotting in hardware.We show that snapshot isolation can reduce the number of aborts in some cases by three orders of magnitude and improve performance by up to 20x.
Starting Page	383
Ending Page	398
Page Count	16
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/2644865.2541952
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	49
Issue Number	4
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Multiversion concurrency Snapshot isolation Abort rate Transactional memory
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SI-TM:reducing transactional memory abort rates through snapshot isolation (CARN, Vol. 42, Issue. 1)

SI-TM: reducing transactional memory abort rates through snapshot isolation

Applying transactional memory to concurrency bugs (SIGP, Vol. 47, Issue. 4)

Unbounded page-based transactional memory (SIGP, Vol. 41, Issue. 11)

Hybrid transactional memory (SIGP, Vol. 41, Issue. 11)

Transactionalizing legacy code:an experience report using GCC and Memcached (SIGP, Vol. 49, Issue. 4)

TxRace:Efficient Data Race Detection Using Commodity Hardware Transactional Memory (SIGP, Vol. 51, Issue. 4)

Reduced Hardware NOrec:A Safe and Scalable Hybrid Transactional Memory (SIGP, Vol. 50, Issue. 4)

HICAMP:architectural support for efficient concurrency-safe shared structured data access (SIGP, Vol. 47, Issue. 4)

SI-TM:reducing transactional memory abort rates through snapshot isolation (SIGP, Vol. 49, Issue. 4)

Similar Documents

SI-TM:reducing transactional memory abort rates through snapshot isolation (CARN, Vol. 42, Issue. 1)

SI-TM: reducing transactional memory abort rates through snapshot isolation

Applying transactional memory to concurrency bugs (SIGP, Vol. 47, Issue. 4)

Unbounded page-based transactional memory (SIGP, Vol. 41, Issue. 11)

Hybrid transactional memory (SIGP, Vol. 41, Issue. 11)

Transactionalizing legacy code:an experience report using GCC and Memcached (SIGP, Vol. 49, Issue. 4)

TxRace:Efficient Data Race Detection Using Commodity Hardware Transactional Memory (SIGP, Vol. 51, Issue. 4)

Reduced Hardware NOrec:A Safe and Scalable Hybrid Transactional Memory (SIGP, Vol. 50, Issue. 4)

HICAMP:architectural support for efficient concurrency-safe shared structured data access (SIGP, Vol. 47, Issue. 4)

SI-TM:reducing transactional memory abort rates through snapshot isolation (SIGP, Vol. 49, Issue. 4)