NDLI: Improving the performance of runtime parallelization

Content Provider	ACM Digital Library
Author	Leung, Shun-Tak Zahorjan, John
Abstract	When the inter-iteration dependency pattern of the iterations of a loop cannot be determined statically, compile time parallelization of the loop is not possible. In these cases, runtime parallelization [8] is the only alternative. The idea is to transform the loop into two code fragements: the inspector and the executor. When the program is run, the inspector examines the iteration dependencies and constructs a parallel schedule. The executor subsequently uses that schedule to carry out the actual computation in parallel.In this paper, we show how to reduce the overhead of running the inspector through its parallel execution. We describe two related approaches. The first, which emphasizes inspector efficiency, achieves nearly linear speedup relative to a sequential execution of the inspector, but produces a schedule that may be less efficient for the executor. The second technique, which emphasizes executor efficiency, does not in general achieve linear speedup of the inspector, but is guaranteed to produce the best achievable schedule. We present these techniques, show that they are correct, and compare their performance to existing techniques using a set of experiments.Because in this paper we are optimizing inspector time, but leaving the executor unchanged, the techniques we present have most dramatic effect when the inspector must be run for each invocation of the source loop. In a companion paper [3], we explore techniques that build upon those developed here to also improve executor performance.
Starting Page	83
Ending Page	91
Page Count	9
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/173284.155341
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	28
Issue Number	7
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Compiler aided selective lock assignment for improving the performance of software transactional memory

Practical speculative parallelization of variable-length decompression algorithms

Back to the futures:incremental parallelization of existing sequential runtime systems

Limits of region-based dynamic binary parallelization

Continuous speculative program parallelization in software

Software behavior oriented parallelization

Automatic parallelization

Speculative parallelization on GPGPUs

Optimal loop parallelization

Improving the performance of runtime parallelization

Similar Documents

Compiler aided selective lock assignment for improving the performance of software transactional memory

Practical speculative parallelization of variable-length decompression algorithms

Back to the futures:incremental parallelization of existing sequential runtime systems

Limits of region-based dynamic binary parallelization

Continuous speculative program parallelization in software

Software behavior oriented parallelization

Automatic parallelization

Speculative parallelization on GPGPUs

Optimal loop parallelization

Improving the performance of runtime parallelization