NDLI: Spatial computation (SIGP, Vol. 39, Issue. 11)

Content Provider	ACM Digital Library
Author	Budiu, Mihai Goldstein, Seth Copen Chelcea, Tiberiu Venkataramani, Girish
Abstract	This paper describes a computer architecture, Spatial Computation (SC), which is based on the translation of high-level language programs directly into hardware structures. SC program implementations are completely distributed, with no centralized control. SC circuits are optimized for wires at the expense of computation units.In this paper we investigate a particular implementation of SC: ASH (Application-Specific Hardware). Under the assumption that computation is cheaper than communication, ASH replicates computation units to simplify interconnect, building a system which uses very simple, completely dedicated communication channels. As a consequence, communication on the datapath never requires arbitration; the only arbitration required is for accessing memory. ASH relies on very simple hardware primitives, using no associative structures, no multiported register files, no scheduling logic, no broadcast, and no clocks. As a consequence, ASH hardware is fast and extremely power efficient.In this work we demonstrate three features of ASH: (1) that such architectures can be built by automatic compilation of C programs; (2) that distributed computation is in some respects fundamentally different from monolithic superscalar processors; and (3) that ASIC implementations of ASH use three orders of magnitude less energy compared to high-end superscalar processors, while being on average only 33% slower in performance (3.5x worst-case).
Starting Page	14
Ending Page	26
Page Count	13
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/1037187.1024396
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	39
Issue Number	11
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Application-specific hardware Dataflow machine Spatial computation Low-power
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Tartan:evaluating spatial computation for whole program execution (SIGP, Vol. 41, Issue. 11)

Spatial computation (CARN, Vol. 32, Issue. 5)

Deconstructing storage arrays (SIGP, Vol. 39, Issue. 11)

Spatial computation (OPSR, Vol. 38, Issue. 5)

Instruction scheduling for a tiled dataflow architecture (SIGP, Vol. 41, Issue. 11)

Hardware support for dynamic activation of compiler-directed computation reuse (SIGP, Vol. 35, Issue. 11)

Soft typing (SIGP, Vol. 39, Issue. 4)

Power aware page allocation (SIGP, Vol. 35, Issue. 11)

Code generation in a machine-independent compiler (SIGP, Vol. 39, Issue. 4)

Spatial computation (SIGP, Vol. 39, Issue. 11)

Similar Documents

Tartan:evaluating spatial computation for whole program execution (SIGP, Vol. 41, Issue. 11)

Spatial computation (CARN, Vol. 32, Issue. 5)

Deconstructing storage arrays (SIGP, Vol. 39, Issue. 11)

Spatial computation (OPSR, Vol. 38, Issue. 5)

Instruction scheduling for a tiled dataflow architecture (SIGP, Vol. 41, Issue. 11)

Hardware support for dynamic activation of compiler-directed computation reuse (SIGP, Vol. 35, Issue. 11)

Soft typing (SIGP, Vol. 39, Issue. 4)

Power aware page allocation (SIGP, Vol. 35, Issue. 11)

Code generation in a machine-independent compiler (SIGP, Vol. 39, Issue. 4)

Spatial computation (SIGP, Vol. 39, Issue. 11)