NDLI: A proposal for a new hardware cache monitoring architecture

Content Provider	ACM Digital Library
Author	Schulz, Martin Jeitner, Jürgen Tao, Jie Karl, Wolfgang
Abstract	The analysis of the memory access behavior of applications, an essential step for a successful cache optimization, is a complex task. It needs to be supported with appropriate tools and monitoring facilities. Currently, however, users can only rely on either simulation based approaches, which deliver a large degree of detail but are restricted in their applicability, or on hardware counters embedded into processors, which allow to keep track of very few, mostly global events and hence only provide limited data.In this work a proposal for novel hardware monitoring facility is presented which exhibits both the details of traditional simulations and the low--overhead of hardware counters. Like the latter approach, it is also targeted towards an implementation within the processor for a direct and non--intrusive access to caches and memory busses. Unlike traditional counters, however, it delivers a detailed picture of the complete memory access behavior of applications. This is achieved by generating so--called memory access histograms, which show access frequencies in relation to the applications address space. Such spatial memory access information can then be used for efficient program optimization by focusing on the code and data segments which were found to exhibit a poor cache behavior.
Starting Page	76
Ending Page	85
Page Count	10
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/773039.773047
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	38
Issue Number	2 supplement
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A lightweight architecture for program execution monitoring

Programming on a tablet:A proposal for a new notation

Computer-aided design applications on microcomputers

A new technique for data monitoring

Portability of interactive graphics software

A draft proposal for PASCAL

New products: hardware

New products - Hardware

Memory Design for Raster Graphics Displays

A proposal for a new hardware cache monitoring architecture

Similar Documents

A lightweight architecture for program execution monitoring

Programming on a tablet:A proposal for a new notation

Computer-aided design applications on microcomputers

A new technique for data monitoring

Portability of interactive graphics software

A draft proposal for PASCAL

New products: hardware

New products - Hardware

Memory Design for Raster Graphics Displays

A proposal for a new hardware cache monitoring architecture