NDLI: Region-based hierarchical operation partitioning for multicluster processors

Content Provider	ACM Digital Library
Author	Chu, Michael Fan, Kevin Mahlke, Scott
Abstract	Clustered architectures are a solution to the bottleneck of centralized register files in superscalar and VLIW processors. The main challenge associated with clustered architectures is compiler support to effectively partition operations across the available resources on each cluster. In this work, we present a novel technique for clustering operations based on graph partitioning methods. Our approach incorporates new methods of assigning weights to nodes and edges within the dataflow graph to guide the partitioner. Nodes are assigned weights to reflect their resource usage within a cluster, while a slack distribution method intelligently assigns weights to edges to reflect the cost of inserting moves across clusters. A multilevel graph partitioning algorithm, which globally divides a dataflow graph into multiple parts in a hierarchical manner, uses these weights to efficiently generate estimates for the quality of partitions. We found that our algorithm was able to achieve an average of 20% improvement in DSP kernels and 5% improvement in SPECint2000 for a four-cluster architecture.
Starting Page	300
Ending Page	311
Page Count	12
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/780822.781165
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	38
Issue Number	5
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Instruction-level parallelism Instruction scheduling Region-based compilation Clustering Multicluster processor Operation partitioning
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Region-based hierarchical operation partitioning for multicluster processors

Tetris:a new register pressure control technique for VLIW processors

Value speculation scheduling for high performance processors (SIGP, Vol. 33, Issue. 11)

Modulo scheduling without overlapped lifetimes

Code and data partitioning for fine-grain parallelism

Adapting instruction level parallelism for optimizing leakage in VLIW architectures

Improving balanced scheduling with compiler optimizations that increase instruction-level parallelism

Composing parallel software efficiently with lithe

Sources of parallelism in software pipelining loops with conditional branches

Region-based hierarchical operation partitioning for multicluster processors

Similar Documents

Region-based hierarchical operation partitioning for multicluster processors

Tetris:a new register pressure control technique for VLIW processors

Value speculation scheduling for high performance processors (SIGP, Vol. 33, Issue. 11)

Modulo scheduling without overlapped lifetimes

Code and data partitioning for fine-grain parallelism

Adapting instruction level parallelism for optimizing leakage in VLIW architectures

Improving balanced scheduling with compiler optimizations that increase instruction-level parallelism

Composing parallel software efficiently with lithe

Sources of parallelism in software pipelining loops with conditional branches

Region-based hierarchical operation partitioning for multicluster processors