NDLI: Cache inclusion and processor sampling in multiprocessor simulations

Content Provider	ACM Digital Library
Author	Dubois, Michel Chame, Jacqueline
Abstract	The evaluation of cache-based systems demands careful simulations of entire benchmarks. Simulation efficiency is essential to realistic evaluations. For systems with large caches and large number of processors, simulation is often too slow to be practical. In particular, the optimized design of a cache for a multiprocessor is very complex with current techniques.This paper addresses these problems. First we introduce necessary and sufficient conditions for cache inclusion in systems with invalidations. Second, under cache inclusion, we show that an accurate trace for a given processor or for a cluster of processors can be extracted from a multiprocessor trace. With this methodology, possible cache architectures for a processor or for a cluster of processors are evaluated independently of the rest of the system, resulting in a drastic reduction of the trace length and simulation complexity. Moreover, many important system-wide metrics can be estimated with good accuracy by extracting the traces of a set of randomly selected processors, an approach we call processor sampling. We demonstrate the accuracy and efficiency of these techniques by applying them to three 64-processor traces.
Starting Page	36
Ending Page	47
Page Count	12
File Format	PDF
ISSN	01635999
DOI	10.1145/166962.166977
Journal	ACM SIGMETRICS Performance Evaluation Review (PERV)
Volume Number	21
Issue Number	1
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-01-10
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analyzing multiprocessor cache behavior through data reference modeling

Cache inclusion and processor sampling in multiprocessor simulations

Performance evaluation of a commercial cache-coherent shared memory multiprocessor

Performance analysis of multiprocessor cache consistency protocols using generalized timed Petri nets

SM-prof:a tool to visualise and find cache coherence performance bottlenecks in multiprocessor programs

Footprints in the cache

Search and Placement in Tiered Cache Networks

A cache multitasking model

Quantifying achievable routing performance in multiprocessor interconnection networks

Cache inclusion and processor sampling in multiprocessor simulations

Similar Documents

Analyzing multiprocessor cache behavior through data reference modeling

Cache inclusion and processor sampling in multiprocessor simulations

Performance evaluation of a commercial cache-coherent shared memory multiprocessor

Performance analysis of multiprocessor cache consistency protocols using generalized timed Petri nets

SM-prof:a tool to visualise and find cache coherence performance bottlenecks in multiprocessor programs

Footprints in the cache

Search and Placement in Tiered Cache Networks

A cache multitasking model

Quantifying achievable routing performance in multiprocessor interconnection networks

Cache inclusion and processor sampling in multiprocessor simulations