NDLI: A framework for modeling and optimization of prescient instruction prefetch

Content Provider	ACM Digital Library
Author	Shen, John P. Aamodt, Tor M. Marcuello, Pedro González, Antonio Chow, Paul Hammarlund, Per Wang, Hong
Abstract	This paper describes a framework for modeling macroscopic program behavior and applies it to optimizing prescient instruction prefetch -- novel technique that uses helper threads to improve single-threaded application performance by performing judicious and timely instruction prefetch. A helper thread is initiated when the main thread encounters a spawn point, and prefetches instructions starting at a distant target point. The target identifies a code region tending to incur I-cache misses that the main thread is likely to execute soon, even though intervening control flow may be unpredictable. The optimization of spawn-target pair selections is formulated by modeling program behavior as a Markov chain based on profile statistics. Execution paths are considered stochastic outcomes, and aspects of program behavior are summarized via path expression mappings. Mappings for computing reaching, and posteriori probability; path length mean, and variance; and expected path footprint are presented. These are used with Tarjan's fast path algorithm to efficiently estimate the benefit of spawn-target pair selections. Using this framework we propose a spawn-target pair selection algorithm for prescient instruction prefetch. This algorithm has been implemented, and evaluated for the Itanium Processor Family architecture. A limit study finds 4.8%to 17% speedups on an in-order simultaneous multithreading processor with eight contexts, over nextline and streaming I-prefetch for a set of benchmarks with high I-cache miss rates. The framework in this paper is potentially applicable to other thread speculation techniques.
Starting Page	13
Ending Page	24
Page Count	12
File Format	PDF
ISSN	01635999
DOI	10.1145/885651.781030
Journal	ACM SIGMETRICS Performance Evaluation Review (PERV)
Volume Number	31
Issue Number	1
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-01-10
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Multithreading Analytical modeling Instruction prefetch Helper threads Optimization Path expressions
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A framework for modeling and optimization of prescient instruction prefetch

Optimization of data prefetch helper threads with path-expression based statistical modeling

Modeling and optimization of speculative threads (2006).

Helper threads via virtual multithreading

A Framework for Modeling and Optimization of Prescient Instruction Prefetch (2003)

A Framework for Modeling and Optimization of Prescient Instruction Prefetch (2003)

Hardware Support for Prescient Instruction Prefetch

Helper threads via virtual multithreading on an experimental $itanium^{®}$ 2 processor-based platform (OPSR, Vol. 38, Issue. 5)

Symbiotic jobscheduling with priorities for a simultaneous multithreading processor

A framework for modeling and optimization of prescient instruction prefetch

Similar Documents

A framework for modeling and optimization of prescient instruction prefetch

Optimization of data prefetch helper threads with path-expression based statistical modeling

Modeling and optimization of speculative threads (2006).

Helper threads via virtual multithreading

A Framework for Modeling and Optimization of Prescient Instruction Prefetch (2003)

A Framework for Modeling and Optimization of Prescient Instruction Prefetch (2003)

Hardware Support for Prescient Instruction Prefetch

Helper threads via virtual multithreading on an experimental $itanium^{®}$ 2 processor-based platform (OPSR, Vol. 38, Issue. 5)

Symbiotic jobscheduling with priorities for a simultaneous multithreading processor

A framework for modeling and optimization of prescient instruction prefetch