NDLI: Computer-aided preliminary layout of customized MOS arrays

Please wait, while we are loading the content...

Computer-aided preliminary layout of customized MOS arrays

Content Provider	ACM Digital Library
Author	Larsen, R. P.
Abstract	One of the most perplexing problems confronting device designers utilizing MOS technology is the development of an effective layout design methodology. This paper describes a versatile layout design scheme for customized digital-type MOS arrays utilizing four-phase clocking schemes (ratioless logic). The analytical characterization of this layout design scheme is defined through the introduction of p-order and m-order indices. The p-order indices are assigned to members of the Boolean equation set that define the relative placement of their mechanization areas (p-diffusion structures) on the MOS array. The m-order indices are assigned to members of the term set that define their relative placements within parallel metalization channels on the MOS array. The underlying variables influencing the algorithmic derivation of quasi-optimal p-order and m-order assignments are also discussed. This preliminary layout design methodology is then related to the computer-aided design environment. Two computer programs, named P-ORDER and M-ORDER, that comprise the computer-aided design environment are briefly described. A simple example is also presented to illustrate the complementary relationships that exist between the device designer and computer within the computer-aided design environment. Computer inputs and outputs for this simple problem are presented to stress the minimal input requirements and the pictorial characterizations of computer-synthesized solutions, which are essential ingredients to cost effective computer-aided design applications.
Starting Page	11
Ending Page	11
Page Count	1
File Format	PDF
ISSN	01635743
DOI	10.1145/1279284.1279285
Journal	ACM SIGDA Newsletter (SIGD)
Volume Number	1
Issue Number	2
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2003-11-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Lsi Layout design algorithms Mos arrays Computer-aided design Preliminary layout
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Computer-Aided Preliminary Layout Design of Customized MOS Arrays

Optimal Layout of CMOS Functional Arrays

A Layout System for the Random Logic Portion of an MOS LSI Chip

CALMOS: a computer-aided layout program for MOS/LSI

Computer-Aided Test Generation for Four-Phase MOS LSI Circuits

Computer-aided design of MOS/LSI circuits

Mos LSI computer aided design system

CAL-MP: An advanced computer aided layout program for MOS-LSI

Array redundancy for active line arrays

Computer-aided preliminary layout of customized MOS arrays

Similar Documents

Computer-Aided Preliminary Layout Design of Customized MOS Arrays

Optimal Layout of CMOS Functional Arrays

A Layout System for the Random Logic Portion of an MOS LSI Chip

CALMOS: a computer-aided layout program for MOS/LSI

Computer-Aided Test Generation for Four-Phase MOS LSI Circuits

Computer-aided design of MOS/LSI circuits

Mos LSI computer aided design system

CAL-MP: An advanced computer aided layout program for MOS-LSI

Array redundancy for active line arrays

Computer-aided preliminary layout of customized MOS arrays