NDLI: HIDE:an infrastructure for efficiently protecting information leakage on the address bus (CARN, Vol. 32, Issue. 5)

Content Provider	ACM Digital Library
Author	Zhang, Tao Zhuang, Xiaotong Pande, Santosh
Abstract	XOM-based secure processor has recently been introduced as a mechanism to provide copy and tamper resistant execution. XOM provides support for encryption/decryption and integrity checking. However, neither XOM nor any other current approach adequately addresses the problem of information leakage via the address bus. This paper shows that without address bus protection, the XOM model is severely crippled. Two realistic attacks are shown and experiments show that 70% of the code might be cracked and sensitive data might be exposed leading to serious security breaches.Although the problem of address bus leakage has been widely acknowledged both in industry and academia, no practical solution has ever been proposed that can provide an adequate security guarantee. The main reason is that the problem is very difficult to solve in practice due to severe performance degradation which accompanies most of the solutions. This paper presents an infrastructure called HIDE (Hardware-support for leakage-Immune Dynamic Execution) which provides a solution consisting of chunk-level protection with hardware support and a flexible interface which can be orchestrated through the proposed compiler optimization and user specifications that allow utilizing underlying hardware solution more efficiently to provide better security guarantees.Our results show that protecting both data and code with a high level of security guarantee is possible with negligible performance penalty (1.3% slowdown).
Starting Page	72
Ending Page	84
Page Count	13
File Format	PDF
ISSN	01635964
DOI	10.1145/1037947.1024403
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	32
Issue Number	5
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Address bus leakage protection Secure processor
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

HIDE:an infrastructure for efficiently protecting information leakage on the address bus (OPSR, Vol. 38, Issue. 5)

HIDE:an infrastructure for efficiently protecting information leakage on the address bus (SIGP, Vol. 39, Issue. 11)

HIDE: an infrastructure for efficiently protecting information leakage on the address bus

HIDE: an infrastructure for efficiently protecting information leakage on the address bus (2004)

Comprehensively and efficiently protecting the heap (CARN, Vol. 34, Issue. 5)

Secure program execution via dynamic information flow tracking (CARN, Vol. 32, Issue. 5)

A low-cost memory remapping scheme for address bus protection

The dragon processor (CARN, Vol. 15, Issue. 5)

Coherency for multiprocessor virtual address caches (CARN, Vol. 15, Issue. 5)

HIDE:an infrastructure for efficiently protecting information leakage on the address bus (CARN, Vol. 32, Issue. 5)

Similar Documents

HIDE:an infrastructure for efficiently protecting information leakage on the address bus (OPSR, Vol. 38, Issue. 5)

HIDE:an infrastructure for efficiently protecting information leakage on the address bus (SIGP, Vol. 39, Issue. 11)

HIDE: an infrastructure for efficiently protecting information leakage on the address bus

HIDE: an infrastructure for efficiently protecting information leakage on the address bus (2004)

Comprehensively and efficiently protecting the heap (CARN, Vol. 34, Issue. 5)

Secure program execution via dynamic information flow tracking (CARN, Vol. 32, Issue. 5)

A low-cost memory remapping scheme for address bus protection

The dragon processor (CARN, Vol. 15, Issue. 5)

Coherency for multiprocessor virtual address caches (CARN, Vol. 15, Issue. 5)

HIDE:an infrastructure for efficiently protecting information leakage on the address bus (CARN, Vol. 32, Issue. 5)