NDLI: SODA:A Low-power Architecture For Software Radio

Please wait, while we are loading the content...

Volume 34, Issue 5, December 2006

Volume 34, Issue 4, September 2006

Volume 34, Issue 3, June 2006

Volume 34, Issue 2, May 2006

Message from the General Chair

Message from the Program Chair

SIGARCH Guidelines

Computer Architecture Research and Future Microprocessors

A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks

The BlackWidow High-Radix Clos Network

Memory Model = Instruction Reordering + Store Atomicity

Conditional Memory Ordering

Architectural Semantics for Practical Transactional Memory

Ensemble-level Power Management for Dense Blade Servers

Techniques for Multicore Thermal Management

An Integrated Framework for Dependable and Revivable Architectures Using Multicore Processors

Multiple Instruction Stream Processor

The End of Scaling? Revolutions in Technology and Microarchitecture as We Pass the 90 Nanometer Node

Design and Management of 3D Chip Multiprocessors Using Network-in-Memory

Slackened Memory Dependence Enforcement

A Case for MLP-Aware Cache Replacement

Improving Cost, Performance, and Security of Memory Encryption and Authentication

A Scalable Architecture For High-Throughput Regular-Expression Pattern Matching

Tolerating Dependences Between Large Speculative Threads Via Sub-Threads

Bulk Disambiguation of Speculative Threads in Multiprocessors

Learning-Based SMT Processor Resource Distribution via Hill-Climbing

Spatial Memory Streaming

Cooperative Caching for Chip Multiprocessors

Reducing Startup Time in Co-Designed Virtual Machines

Program Demultiplexing

Area-Performance Trade-offs in Tiled Dataflow Architectures

Flexible Snooping

Interconnect-Aware Coherence Protocols for Chip Multiprocessors

The Future of Virtualization Technology

Distributed Arithmetic on a Quantum Multicomputer

Interconnection Networks for Scalable Quantum Computers

Quantum Memory Hierarchies

Volume 34, Issue 1, March 2006

SODA:A Low-power Architecture For Software Radio

Content Provider	ACM Digital Library
Author	Lin, Yuan Woh, Mark Mudge, Trevor Chakrabarti, Chaitali Harel, Yoav Lee, Hyunseok Mahlke, Scott Flautner, Krisztian
Abstract	The physical layer of most wireless protocols is traditionally implemented in custom hardware to satisfy the heavy computational requirements while keeping power consumption to a minimum. These implementations are time consuming to design and difficult to verify. A programmable hardware platform capable of supporting software implementations of the physical layer, or software defined radio, has a number of advantages. These include support for multiple protocols, faster time-to-market, higher chip volumes, and support for late implementation changes. The challenge is to achieve this without sacrificing power. In this paper, we present a design study for a fully programmable architecture, SODA, that supports software defined radio a high-end signal processing application. Our design achieves high performance, energy efficiency, and programmability through a combination of features that include single-instruction multiple- data (SIMD) parallelism, and hardware optimized for 16bit computations. The basic processing element is an asymmetric processor consisting of a scalar and SIMD pipeline, and a set of distributed scratchpad memories that are fully managed in software. Results show that a four processor design is capable of meeting the throughput requirements of theW-CDMA and 802.11a protocols, while operating within the strict power constraints of a mobile terminal.
Starting Page	89
Ending Page	101
Page Count	13
File Format	PDF
ISSN	01635964
DOI	10.1145/1150019.1136494
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	34
Issue Number	2
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in