NDLI: Design and simulation of MAC unit using combinational circuit and adder (CARN, Vol. 41, Issue. 5)

Content Provider	ACM Digital Library
Author	Maitra, Subhashis Sinha, Amitabha
Abstract	Hardware and timing complexities of MAC unit to perform arithmetic operation like addition or multiplication especially in the field of Digital Signal Processing (DSP) or Elliptic Curve Cryptography (ECC) are the major issues to the designer. The multiplication operation is essential and abundant in DSP Applications. In order to achieve maximum implementation efficiency and timing performance, designing a DSP systems is critical and frequently presents a significant challenge to hardware engineers. There are certain Multiplier that simplifies this challenge by abstracting away FPGA device specifics, while maintaining the required maximum performance and resource efficiency. These multipliers are able to perform parallel multiplication and hence constant coefficient multiplication, both with differing implementation styles. Again with the aid of instantaneous resource estimation, hardware engineers can rapidly select the optimal solution for their system. The latest additions to the IP provide fine control over the latency using the concept of pipelining of the multipliers that are purely combinatorial to be fully pipelined. Here a new compensation method that reduces both the hardware and timing complexities of the multiplier used for DSP application or ECC application has been proposed. The design of the MAC unit based on the proposed compensation method has been dealt here properly using Xilinx 13.2 and compared with array multiplier, Booth multiplier and Vedic multiplier to show its novelty over them. The hardware complexity is reduced to about 60% of the original multiplier. Design results show that the proposed architecture has lower hardware overhead, lower error and fast operating speed as compared with array, Booth and Vedic multiplier.
Starting Page	25
Ending Page	33
Page Count	9
File Format	PDF
ISSN	01635964
DOI	10.1145/2641361.2641365
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	41
Issue Number	5
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Dsp Dbns Convolution Ecc Tbns Shift-register Sddbns Adder Point multiplication Sdtbns Scalar multiplication
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and simulation of MAC unit using combinational circuit and adder (CARN, Vol. 41, Issue. 5)

High performance MAC unit for DSP and cryptographic applications

A new algorithm for computing triple-base number system

Converting decimal number into SDTBNS

Design of high performance multiplier unit using sdtbns for dsp applications.

Fixed-point trigonometric functions on FPGAs (CARN, Vol. 41, Issue. 5)

Fixed-point trigonometric functions on FPGAs (CARN, Vol. 41, Issue. 5)

Customisable pipelined engine for intensity evaluation in multivariate hawkes point processes (CARN, Vol. 41, Issue. 5)

Customisable pipelined engine for intensity evaluation in multivariate hawkes point processes (CARN, Vol. 41, Issue. 5)

Design and simulation of MAC unit using combinational circuit and adder (CARN, Vol. 41, Issue. 5)

Similar Documents

Design and simulation of MAC unit using combinational circuit and adder (CARN, Vol. 41, Issue. 5)

High performance MAC unit for DSP and cryptographic applications

A new algorithm for computing triple-base number system

Converting decimal number into SDTBNS

Design of high performance multiplier unit using sdtbns for dsp applications.

Fixed-point trigonometric functions on FPGAs (CARN, Vol. 41, Issue. 5)

Fixed-point trigonometric functions on FPGAs (CARN, Vol. 41, Issue. 5)

Customisable pipelined engine for intensity evaluation in multivariate hawkes point processes (CARN, Vol. 41, Issue. 5)

Customisable pipelined engine for intensity evaluation in multivariate hawkes point processes (CARN, Vol. 41, Issue. 5)

Design and simulation of MAC unit using combinational circuit and adder (CARN, Vol. 41, Issue. 5)