NDLI: A highly configurable cache architecture for embedded systems

Content Provider	ACM Digital Library
Author	Najjar, Walid Zhang, Chuanjun Vahid, Frank
Abstract	Energy consumption is a major concern in many embedded computing systems. Several studies have shown that cache memories account for about 50% of the total energy consumed in these systems. The performance of a given cache architecture is largely determined by the behavior of the application using that cache. Desktop systems have to accommodate a very wide range of applications and therefore the manufacturer usually sets the cache architecture as a compromise given current applications, technology and cost. Unlike desktop systems, embedded systems are designed to run a small range of well-defined applications. In this context, a cache architecture that is tuned for that narrow range of applications can have both increased performance as well as lower energy consumption. We introduce a novel cache architecture intended for embedded microprocessor platforms. The cache can be configured by software to be direct-mapped, two-way, or four-way set associative, using a technique we call way concatenation, having very little size or performance overhead. We show that the proposed cache architecture reduces energy caused by dynamic power compared to a way-shutdown cache. Furthermore, we extend the cache architecture to also support a way shutdown method designed to reduce the energy from static power that is increasing in importance in newer CMOS technologies. Our study of 23 programs drawn from Powerstone, MediaBench and Spec2000 show that tuning the cache's configuration saves energy for every program compared to conventional four-way set-associative as well as direct mapped caches, with average savings of 40% compared to a four-way conventional cache.
Starting Page	136
Ending Page	146
Page Count	11
File Format	PDF
ISSN	01635964
DOI	10.1145/871656.859635
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	31
Issue Number	2
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Low energy Embedded systems Configurable Low power Microprocessor Architecture tuning Cache
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A highly configurable cache for low energy embedded systems

A highly configurable cache architecture for embedded systems

A self-tuning cache architecture for embedded systems

A self-tuning configurable cache

Fast Configurable-Cache Tuning With a Unified Second-Level Cache

A Self-Tuning Cache Architecture for Embedded Systems

Fast configurable-cache tuning with a unified second-level cache

Tiny instruction caches for low power embedded systems

A Self-Tuning Configurable Cache

A highly configurable cache architecture for embedded systems

Similar Documents

A highly configurable cache for low energy embedded systems

A highly configurable cache architecture for embedded systems

A self-tuning cache architecture for embedded systems

A self-tuning configurable cache

Fast Configurable-Cache Tuning With a Unified Second-Level Cache

A Self-Tuning Cache Architecture for Embedded Systems

Fast configurable-cache tuning with a unified second-level cache

Tiny instruction caches for low power embedded systems

A Self-Tuning Configurable Cache

A highly configurable cache architecture for embedded systems