NDLI: A Resource-Efficient Design for a Reversible Floating Point Adder in Quantum Computing

Content Provider	ACM Digital Library
Author	Nguyen, Trung Duc Van Meter, Rodney
Copyright Year	2014
Abstract	Reversible logic has applications in low-power computing and quantum computing. However, there are few existing designs for reversible floating-point adders and none suitable for quantum computation. In this article, we propose a resource-efficient reversible floating-point adder, suitable for binary quantum computation, improving the design of Nachtigal et al. [2011]. Our work focuses on improving the reversible designs of the alignment unit and the normalization unit, which are the most expensive parts. By changing a few elements of the existing algorithm, including the circuit designs of the RLZC (reversible leading zero counter) and converter, we have reduced the cost by about 68%. We also propose quantum designs adapted to use gates from fault-tolerant libraries. The $\textit{KQ}$ for our fault-tolerant design is almost 60 times as expensive as for a 32-bit fixed-point addition. We note that the floating-point representation makes in-place, truly reversible arithmetic impossible, requiring us to retain both inputs, which limits the sustainability of its use for quantum computation.
Starting Page	1
Ending Page	18
Page Count	18
File Format	PDF
ISSN	15504832
e-ISSN	15504840
DOI	10.1145/2629525
Journal	ACM Journal on Emerging Technologies in Computing Systems (JETC)
Volume Number	11
Issue Number	2
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-11-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	IEEE-754 specification Reversible circuit Floating-point arithmetic Low-power computing Nano technology Quantum computing
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture Nanoscience and Nanotechnology Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Variable-Latency Floating-Point Multipliers for Low-Power Applications

A Θ( √ n)-depth quantum adder on the 2D NTC quantum computer architecture

Design of a reversible floating-point adder architecture

Bridge Floating-Point Fused Multiply-Add Design

Area Efficient Floating-Point Adder and Multiplier with IEEE-754 Compatible Semantics

An Operand-Optimized Asynchronous IEEE 754 Double-Precision Floating-Point Adder

An Automatable Formal Semantics for IEEE-754 Floating-Point Arithmetic

Design of efficient reversible logic-based binary and BCD adder circuits

Realizing Reversible Computing in QCA Framework Resulting in Efficient Design of Testable ALU

A Resource-Efficient Design for a Reversible Floating Point Adder in Quantum Computing

Similar Documents

Variable-Latency Floating-Point Multipliers for Low-Power Applications

A Θ( √ n)-depth quantum adder on the 2D NTC quantum computer architecture

Design of a reversible floating-point adder architecture

Bridge Floating-Point Fused Multiply-Add Design

Area Efficient Floating-Point Adder and Multiplier with IEEE-754 Compatible Semantics

An Operand-Optimized Asynchronous IEEE 754 Double-Precision Floating-Point Adder

An Automatable Formal Semantics for IEEE-754 Floating-Point Arithmetic

Design of efficient reversible logic-based binary and BCD adder circuits

Realizing Reversible Computing in QCA Framework Resulting in Efficient Design of Testable ALU

A Resource-Efficient Design for a Reversible Floating Point Adder in Quantum Computing