NDLI: Design, analysis, and implementation of DVSR: a fair high-performance protocol for packet rings

Content Provider	ACM Digital Library
Author	Gambiroza, Violeta Yuan, Ping Balzano, Laura Sheafor, Steve Knightly, Edward Liu, Yonghe
Abstract	The Resilient Packet Ring (RPR) IEEE 802.17 standard is a new technology for high-speed backbone metropolitan area networks. A key performance objective of RPR is to simultaneously achieve high utilization, spatial reuse, and fairness, an objective not achieved by current technologies such as SONET and Gigabit Ethernet nor by legacy ring technologies such as FDDI. The core technical challenge for RPR is the design of a bandwidth allocation algorithm that dynamically achieves these three properties. The difficulty is in the distributed nature of the problem, that upstream ring nodes must inject traffic at a rate according to congestion and fairness criteria downstream. Unfortunately, we show that under unbalanced and constant-rate traffic inputs, the RPR fairness algorithm suffers from severe and permanent oscillations spanning nearly the entire range of the link capacity. Such oscillations hinder spatial reuse, decrease throughput, and increase delay jitter. In this paper, we introduce a new dynamic bandwidth allocation algorithm called Distributed Virtual-time Scheduling in Rings (DVSR). The key idea is for nodes to compute a simple lower bound of temporally and spatially aggregated virtual time using per-ingress counters of packet (byte) arrivals. We show that with this information propagated along the ring, each node can remotely approximate the ideal fair rate for its own traffic at each downstream link. Hence, DVSR flows rapidly converge to their ring-wide fair rates while maximizing spatial reuse. To evaluate DVSR, we develop an idealized fairness reference model and bound the deviation in service between DVSR and the reference model, thereby bounding the unfairness. With simulations, we find that compared to current techniques, DVSR's convergence times are an order of magnitude faster (e.g., 2 versus 50 ms), oscillations are mitigated (e.g., ranges of 0.1% versus up to 100%), and nearly complete spatial reuse is achieved (e.g., 0.1% throughput loss versus 33%). Finally, we provide a proof-of-concept implementation of DVSR on a 1 Gb/s network processor testbed and report the results of testbed measurements.
Starting Page	85
Ending Page	102
Page Count	18
File Format	PDF
ISSN	10636692
DOI	10.1109/TNET.2003.820432
Volume Number	12
Issue Number	1
Journal	IEEE/ACM Transactions on Networking (TON)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2004-02-01
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Dynamic bandwidth allocation Fairness Metro rings Scheduling
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Computer Networks and Communications Software Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design, analysis, and implementation of DVSR: a fair high-performance protocol for packet rings

Design, analysis, and implementation of DVSR: A fair, high performance protocol for packet rings (2004)

Dynamic Bandwidth Allocation Performance for Dual QoS Classes in Resilient Packet Ring

The Stratified Round Robin Scheduler: Design, Analysis and Implementation

Flexible bandwidth allocation in high-capacity packet switches

Delay-Based Weighted Proportional Fair Algorithm for LTE Downlink Packet Scheduling

Efficient fair queueing algorithms for packet-switched networks

Core-stateless fair queueing: a scalable architecture to approximate fair bandwidth allocations in high-speed networks

Bandwidth allocation in wireless networks with guaranteed packet-loss performance

Design, analysis, and implementation of DVSR: a fair high-performance protocol for packet rings

Similar Documents

Design, analysis, and implementation of DVSR: a fair high-performance protocol for packet rings

Design, analysis, and implementation of DVSR: A fair, high performance protocol for packet rings (2004)

Dynamic Bandwidth Allocation Performance for Dual QoS Classes in Resilient Packet Ring

The Stratified Round Robin Scheduler: Design, Analysis and Implementation

Flexible bandwidth allocation in high-capacity packet switches

Delay-Based Weighted Proportional Fair Algorithm for LTE Downlink Packet Scheduling

Efficient fair queueing algorithms for packet-switched networks

Core-stateless fair queueing: a scalable architecture to approximate fair bandwidth allocations in high-speed networks

Bandwidth allocation in wireless networks with guaranteed packet-loss performance

Design, analysis, and implementation of DVSR: a fair high-performance protocol for packet rings