NDLI: Parallel architectures for the kNN classifier -- design of soft IP cores and FPGA implementations

Please wait, while we are loading the content...

Issue 5s(Special Issue on Risk and Trust in Embedded Critical Systems, Special Issue on Real-Time, Embedded and Cyber-Physical Systems, Special Issue on Virtual Prototyping of Parallel and Embedded Systems (ViPES)), November 2014

Issue 4(Regular Papers), November 2014

Issue 4s(Special Issue on Real-Time and Embedded Technology and Applications, Domain-Specific Multicore Computing, Cross-Layer Dependable Embedded Systems, and Application of Concurrency to System Design (ACSD'13)), July 2014

Issue 3s(Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers), March 2014

Issue 2s(Special Section ESFH'12, ESTIMedia'11 and Regular Papers), January 2014

Issue 3, December 2013

Issue 1s(Special Section on ESTIMedia'10), November 2013

Issue 2(Special issue on application-specific processors), September 2013

Introduction to the special issue on application-specific processors

Hardware architectural support for control systems and sensor processing

Multicore-based vector coprocessor sharing for performance and energy gains

A systematic approach for optimized bypass configurations for application-specific embedded processors

Custom architecture for multicore audio beamforming systems

Design-space exploration and runtime resource management for multicores

Memory performance estimation of CUDA programs

Parallel architectures for the kNN classifier -- design of soft IP cores and FPGA implementations

Automatic synthesis of physical system differential equation models to a custom network of general processing elements on FPGAs

LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems

Efficient compilation of CUDA kernels for high-performance computing on FPGAs

Issue 1, August 2013

ACM Transactions on Embedded Computing Systems (TECS) : Volume 12

ACM Transactions on Embedded Computing Systems (TECS) : Volume 11

ACM Transactions on Embedded Computing Systems (TECS) : Volume 11S

ACM Transactions on Embedded Computing Systems (TECS) : Volume 10

ACM Transactions on Embedded Computing Systems (TECS) : Volume 9

ACM Transactions on Embedded Computing Systems (TECS) : Volume 8

ACM Transactions on Embedded Computing Systems (TECS) : Volume 7

ACM Transactions on Embedded Computing Systems (TECS) : Volume 6

ACM Transactions on Embedded Computing Systems (TECS) : Volume 5

ACM Transactions on Embedded Computing Systems (TECS) : Volume 4

ACM Transactions on Embedded Computing Systems (TECS) : Volume 3

ACM Transactions on Embedded Computing Systems (TECS) : Volume 2

ACM Transactions on Embedded Computing Systems (TECS) : Volume 1

Parallel architectures for the kNN classifier -- design of soft IP cores and FPGA implementations

Content Provider	ACM Digital Library
Author	Stamoulias, Ioannis Manolakos, Elias S.
Copyright Year	2013
Abstract	We designed a variety of k-nearest-neighbor parallel architectures for FPGAs in the form of parameterizable soft IP cores. We show that they can be used to solve large classification problems with thousands of training vectors, or thousands of vector dimensions using a single FPGA, and achieve very high throughput. They can be used to flexibly synthesize architectures that also cover: 1NN classification (vector quantization), multishot queries (with different $\textit{k}),$ LOOCV cross-validation, and compare favorably to GPU implementations. To the best of our knowledge this is the first attempt to design flexible IP cores for the popular kNN classifier.
Starting Page	1
Ending Page	21
Page Count	21
File Format	PDF
ISSN	15399087
e-ISSN	15583465
DOI	10.1145/2514641.2514649
Volume Number	13
Issue Number	2
Journal	ACM Transactions on Embedded Computing Systems (TECS)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2013-09-30
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Architectures VLSI array architectures Classification Embedded systems design K-nearest-neighbor classifier Soft IP cores
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

IP-cores design for the kNN classifier

Flexible IP cores for the k-NN classification problem and their FPGA implementation

On kernel difference-weighted k-nearest neighbor classification

Bandwidth Adaptive Hardware Architecture of K-Means Clustering for Video Analysis

K-nearest neighbor classification on spatial data streams using p-trees (2002).

Hubness-aware shared neighbor distances for high-dimensional $$k$$ -nearest neighbor classification

An Efficient Selection-Based kNN Architecture for Smart Embedded Hardware Accelerators

Hardware Software Co-design for low cost Embedded Systems Based on FPGA

Nearest Neighbor Searches on the GPU : A Massively Parallel Approach for Dynamic Point Clouds

Parallel architectures for the kNN classifier -- design of soft IP cores and FPGA implementations

Similar Documents

IP-cores design for the kNN classifier

Flexible IP cores for the k-NN classification problem and their FPGA implementation

On kernel difference-weighted k-nearest neighbor classification

Bandwidth Adaptive Hardware Architecture of K-Means Clustering for Video Analysis

K-nearest neighbor classification on spatial data streams using p-trees (2002).

Hubness-aware shared neighbor distances for high-dimensional $$k$$ -nearest neighbor classification

An Efficient Selection-Based kNN Architecture for Smart Embedded Hardware Accelerators

Hardware Software Co-design for low cost Embedded Systems Based on FPGA

Nearest Neighbor Searches on the GPU : A Massively Parallel Approach for Dynamic Point Clouds

Parallel architectures for the kNN classifier -- design of soft IP cores and FPGA implementations