NDLI: Integrated Task and Interrupt Management for Real-Time Systems

Content Provider	ACM Digital Library
Author	Mejia-alvarez, Pedro Leyva-del-foyo, Luis E. De niz, Dionisio
Copyright Year	2012
Abstract	Real-time scheduling algorithms like RMA or EDF and their corresponding schedulability test have proven to be powerful tools for developing predictable real-time systems. However, the traditional interrupt management model presents multiple inconsistencies that break the assumptions of many of the real-time scheduling tests, diminishing its utility. In this article, we analyze these inconsistencies and present a model that resolves them by integrating interrupts and tasks in a single scheduling model. We then use the RMA theory to calculate the cost of the model and analyze the circumstances under which it can provide the most value. This model was implemented in a kernel module. The portability of the design of our module is discussed in terms of its independence from both the hardware and the kernel. We also discuss the implementation issues of the model over conventional PC hardware, along with its cost and novel optimizations for reducing the overhead. Finally, we present our experimental evaluation to show evidence of its temporal determinism and overhead.
Starting Page	1
Ending Page	31
Page Count	31
File Format	PDF
ISSN	15399087
e-ISSN	15583465
DOI	10.1145/2220336.2220344
Volume Number	11
Issue Number	2
Journal	ACM Transactions on Embedded Computing Systems (TECS)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-07-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Predictability Interrupt scheduling Programmable interrupt controller
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Interrupt handler migration and direct interrupt scheduling for rapid scheduling of interrupt-driven tasks

Instruction Level Timing Mechanisms for Accurate Real-Time Task Scheduling

Performance-aware thermal management via task scheduling

Energy-efficient dynamic task scheduling algorithms for DVS systems

Efficient hardware task reuse and interrupt handling mechanisms for FPGA-based partially reconfigurable systems

Task Assignment Algorithms for Heterogeneous Multiprocessors

Integrated Task and Interrupt Management for Real-Time Systems

Blocking-aware processor voltage scheduling for real-time tasks

Simultaneous hardware and time redundancy with online task scheduling for low energy highly reliable standby-sparing system

Integrated Task and Interrupt Management for Real-Time Systems

Similar Documents

Interrupt handler migration and direct interrupt scheduling for rapid scheduling of interrupt-driven tasks

Instruction Level Timing Mechanisms for Accurate Real-Time Task Scheduling

Performance-aware thermal management via task scheduling

Energy-efficient dynamic task scheduling algorithms for DVS systems

Efficient hardware task reuse and interrupt handling mechanisms for FPGA-based partially reconfigurable systems

Task Assignment Algorithms for Heterogeneous Multiprocessors

Integrated Task and Interrupt Management for Real-Time Systems

Blocking-aware processor voltage scheduling for real-time tasks

Simultaneous hardware and time redundancy with online task scheduling for low energy highly reliable standby-sparing system

Integrated Task and Interrupt Management for Real-Time Systems