NDLI: Dynamic allocation for scratch-pad memory using compile-time decisions

Content Provider	ACM Digital Library
Author	Barua, Rajeev Udayakumaran, Sumesh Dominguez, Angel
Copyright Year	2006
Abstract	In this research, we propose a highly predictable, low overhead, and, yet, dynamic, memory-allocation strategy for embedded systems with scratch pad memory. A scratch pad is a fast compiler-managed SRAM memory that replaces the hardware-managed cache. It is motivated by its better real-time guarantees versus cache and by its significantly lower overheads in energy consumption, area, and overall runtime, even with a simple allocation scheme. Primarily scratch pad allocation methods are of two types. First, software-caching schemes emulate the workings of a hardware cache in software. Instructions are inserted before each load/store to check the software-maintained cache tags. Such methods incur large overheads in runtime, code size, energy consumption, and SRAM space for tags and deliver poor real-time guarantees just like hardware caches. A second category of algorithms partitions variables at compile-time into the two banks. However, a drawback of such static allocation schemes is that they do not account for dynamic program behavior. It is easy to see why a data allocation that never changes at runtime cannot achieve the full locality benefits of a cache. We propose a dynamic allocation methodology for global and stack data and program code that; (i) accounts for changing program requirements at runtime, (ii) has no software-caching tags, (iii) requires no runtime checks, (iv) has extremely low overheads, and (v) yields 100% predictable memory access times. In this method, data that is about to be accessed frequently is copied into the scratch pad using compiler-inserted code at fixed and infrequent points in the program. Earlier data is evicted if necessary. When compared to a provably optimal static allocation, results show that our scheme reduces runtime by up to 39.8% and energy by up to 31.3%, on average, for our benchmarks, depending on the SRAM size used. The actual gain depends on the SRAM size, but our results show that close to the maximum benefit in runtime and energy is achieved for a substantial range of small SRAM sizes commonly found in embedded systems. Our comparison with a direct mapped cache shows that our method performs roughly as well as a cached architecture.
Starting Page	472
Ending Page	511
Page Count	40
File Format	PDF
ISSN	15399087
e-ISSN	15583465
DOI	10.1145/1151074.1151085
Volume Number	5
Issue Number	2
Journal	ACM Transactions on Embedded Computing Systems (TECS)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Memory allocation Compiler Embedded systems Scratch pad Software caching Software-managed cache
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Compiler-Decided Dynamic Memory Allocation for Scratch-Pad Based Embedded Systems (2003)

Memory allocation for embedded systems with a compile-time-unknown scratch-pad size

Dynamic Allocation for Scratch-Pad Memory using Compile-Time Decisions (2006)

Compiler-decided dynamic memory allocation for scratch-pad based embedded systems (2006).

Memory allocation for embedded systems with a compile-time-unknown scratch-pad size (2005)

Heap Data Allocation To Scratch-Pad Memory In Embedded Systems (2007)

Heap Data Allocation to Scratch-Pad Memory in Embedded Systems (2005)

Heap data allocation to scratch-pad memory in embedded systems (2007).

Memory allocation for embedded systems with a compile-time-unknown scratch-pad size

Dynamic allocation for scratch-pad memory using compile-time decisions

Similar Documents

Compiler-Decided Dynamic Memory Allocation for Scratch-Pad Based Embedded Systems (2003)

Memory allocation for embedded systems with a compile-time-unknown scratch-pad size

Dynamic Allocation for Scratch-Pad Memory using Compile-Time Decisions (2006)

Compiler-decided dynamic memory allocation for scratch-pad based embedded systems (2006).

Memory allocation for embedded systems with a compile-time-unknown scratch-pad size (2005)

Heap Data Allocation To Scratch-Pad Memory In Embedded Systems (2007)

Heap Data Allocation to Scratch-Pad Memory in Embedded Systems (2005)

Heap data allocation to scratch-pad memory in embedded systems (2007).

Memory allocation for embedded systems with a compile-time-unknown scratch-pad size

Dynamic allocation for scratch-pad memory using compile-time decisions