NDLI: Reducing data cache leakage energy using a compiler-based approach

Content Provider	ACM Digital Library
Author	Chen, Guangyu Zhang, Wei Kandemir, Mahmut Karakoy, Mustafa
Copyright Year	2005
Abstract	Silicon technology advances have made it possible to pack millions of transistors---switching at high clock speeds---on a single chip. While these advances bring unprecedented performance to electronic products, they also pose difficult power/energy consumption problems. For example, large number of transistors in dense on-chip cache memories consume significant static (leakage) power even if the cache is not used by the current computation. While previous compiler research studied code and data restructuring for improving data cache performance, to our knowledge, there exists no compiler-based study that targets data cache leakage power consumption. In this paper, we present code restructuring techniques for array-based and pointer-intensive applications for reducing data cache leakage energy consumption. The idea is to let the compiler analyze the application code and insert instructions that turn off cache lines that keep variables not used by the current computation. This turning-off does not destroy contents of a cache line and waking up the cache line (when it is accessed later) does not incur much overhead. Due to inherent data locality in applications, we find that, at a given time, only a small portion of the data cache needs to be active; the remaining part can be placed into a leakage-saving mode (state); i.e., they can be turned off. Our experimental results indicate that the proposed compiler-based strategy reduces the cache energy consumption significantly. We also demonstrate how different compiler optimizations can increase the effectiveness of our strategy.
Starting Page	652
Ending Page	678
Page Count	27
File Format	PDF
ISSN	15399087
e-ISSN	15583465
DOI	10.1145/1086519.1086529
Volume Number	4
Issue Number	3
Journal	ACM Transactions on Embedded Computing Systems (TECS)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2005-08-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Compiler analysis Array-intensive applications Data caches Energy optimization Pointer-intensive applications
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reducing instruction cache energy consumption using a compiler-based strategy

A compiler approach for reducing data cache energy

Snug set-associative caches: Reducing leakage power of instruction and data caches with no performance penalties

Reducing branch predictor leakage energy by exploiting loops

Reducing dynamic and leakage energy in VLIW architectures

Partitioned instruction cache architecture for energy efficiency

Exploring the limits of leakage power reduction in caches

Cache-Related Preemption Delay Analysis for Multilevel Noninclusive Caches

Cool-Cache: A compiler-enabled energy efficient data caching framework for embedded/multimedia processors

Reducing data cache leakage energy using a compiler-based approach

Similar Documents

Reducing instruction cache energy consumption using a compiler-based strategy

A compiler approach for reducing data cache energy

Snug set-associative caches: Reducing leakage power of instruction and data caches with no performance penalties

Reducing branch predictor leakage energy by exploiting loops

Reducing dynamic and leakage energy in VLIW architectures

Partitioned instruction cache architecture for energy efficiency

Exploring the limits of leakage power reduction in caches

Cache-Related Preemption Delay Analysis for Multilevel Noninclusive Caches

Cool-Cache: A compiler-enabled energy efficient data caching framework for embedded/multimedia processors

Reducing data cache leakage energy using a compiler-based approach