NDLI: A High Throughput FPGA-Based Floating Point Conjugate Gradient Implementation for Dense Matrices

Please wait, while we are loading the content...

A High Throughput FPGA-Based Floating Point Conjugate Gradient Implementation for Dense Matrices

Content Provider	ACM Digital Library
Author	Roldao, Antonio Constantinides, George A.
Copyright Year	2010
Abstract	Recent developments in the capacity of modern Field Programmable Gate Arrays (FPGAs) have significantly expanded their applications. One such field is the acceleration of scientific computation and one type of calculation that is commonplace in scientific computation is the solution of systems of linear equations. A method that has proven in software to be very efficient and robust for finding such solutions is the Conjugate Gradient (CG) algorithm. In this article we present a widely parallel and deeply pipelined hardware CG implementation, targeted at modern FPGA architectures. This implementation is particularly suited for accelerating multiple small-to-medium-sized dense systems of linear equations and can be used as a stand-alone solver or as building block to solve higher-order systems. In this article it is shown that through parallelization it is possible to convert the computation time per iteration for an order $\textit{n}$ matrix from $Θ(n^{2})$ clock cycles on a microprocessor to $\textit{Θ}(\textit{n})$ on a FPGA. Through deep pipelining it is also possible to solve several problems in parallel and maximize both performance and efficiency. I/O requirements are shown to be scalable and convergent to a constant value with the increase of matrix order. Post place-and-route results on a readily available VirtexII-6000 demonstrate sustained performance of 5 GFlops, and results on a Virtex5-330 indicate sustained performance of 35 GFlops. A comparison with an optimized software implementation running on a high-end CPU demonstrate that this FPGA implementation represents a significant speedup of at least an order of magnitude.
Starting Page	1
Ending Page	19
Page Count	19
File Format	PDF
ISSN	19367406
e-ISSN	19367414
DOI	10.1145/1661438.1661439
Volume Number	3
Issue Number	1
Journal	ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-01-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article
Subject	Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

G.A.: A High Throughput FPGA-Based Floating Point Conjugate Gradient Implementation (2008)

High Throughput FPGA-based Floating Point Conjugate Gradient Implementation

Self-Alignment Schemes for the Implementation of Addition-Related Floating-Point Operators

Fast, Efficient Floating-Point Adders and Multipliers for FPGAs

A high throughput fpga-based implementation of the lanczos method for the symmetric extremal eigenvalue problem.

Open-Source Variable-Precision Floating-Point Library for Major Commercial FPGAs

The Unified Accumulator Architecture: A Configurable, Portable, and Extensible Floating-Point Accumulator

FPGA Implementation of a Special-Purpose VLIW Structure for Double-Precision Elementary Function

Exploiting Matrix Symmetry to Improve FPGA-Accelerated Conjugate Gradient

A High Throughput FPGA-Based Floating Point Conjugate Gradient Implementation for Dense Matrices

Similar Documents

G.A.: A High Throughput FPGA-Based Floating Point Conjugate Gradient Implementation (2008)

High Throughput FPGA-based Floating Point Conjugate Gradient Implementation

Self-Alignment Schemes for the Implementation of Addition-Related Floating-Point Operators

Fast, Efficient Floating-Point Adders and Multipliers for FPGAs

A high throughput fpga-based implementation of the lanczos method for the symmetric extremal eigenvalue problem.

Open-Source Variable-Precision Floating-Point Library for Major Commercial FPGAs

The Unified Accumulator Architecture: A Configurable, Portable, and Extensible Floating-Point Accumulator

FPGA Implementation of a Special-Purpose VLIW Structure for Double-Precision Elementary Function

Exploiting Matrix Symmetry to Improve FPGA-Accelerated Conjugate Gradient

A High Throughput FPGA-Based Floating Point Conjugate Gradient Implementation for Dense Matrices