NDLI: COBAYN: Compiler Autotuning Framework Using Bayesian Networks

Content Provider	ACM Digital Library
Author	Mariani, Giovanni Palermo, Gianluca Cavazos, John Silvano, Cristina Ashouri, Amir Hossein Park, Eunjung
Copyright Year	2016
Abstract	The variety of today’s architectures forces programmers to spend a great deal of time porting and tuning application codes across different platforms. Compilers themselves need additional tuning, which has considerable complexity as the standard optimization levels, usually designed for the average case and the specific target architecture, often fail to bring the best results. This article proposes $\textit{COBAYN}:$ Compiler autotuning framework using BAYesian Networks, an approach for a compiler autotuning methodology using machine learning to speed up application performance and to reduce the cost of the compiler optimization phases. The proposed framework is based on the application characterization done dynamically by using independent microarchitecture features and Bayesian networks. The article also presents an evaluation based on using static analysis and hybrid feature collection approaches. In addition, the article compares Bayesian networks with respect to several state-of-the-art machine-learning models. Experiments were carried out on an ARM embedded platform and GCC compiler by considering two benchmark suites with 39 applications. The set of compiler configurations, selected by the model (less than 7% of the search space), demonstrated an application performance speedup of up to 4.6 × on Polybench (1.85 × on average) and 3.1 × on cBench (1.54 × on average) with respect to standard optimization levels. Moreover, the comparison of the proposed technique with (i) random iterative compilation, (ii) machine learning--based iterative compilation, and (iii) noniterative predictive modeling techniques shows, on average, 1.2 × , 1.37 × , and 1.48 × speedup, respectively. Finally, the proposed method demonstrates 4 × and 3 × speedup, respectively, on cBench and Polybench in terms of exploration efficiency given the same quality of the solutions generated by the random iterative compilation model.
Starting Page	1
Ending Page	25
Page Count	25
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/2928270
Volume Number	13
Issue Number	2
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-06-14
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Bayesian networks Design space exploration Statistical inference
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Clustering-Based Selection for the Exploration of Compiler Optimization Sequences

A script-based autotuning compiler system to generate high-performance CUDA code

GPU Performance and Power Tuning Using Regression Trees

Efficient architectural design space exploration via predictive modeling

Design space exploration using arithmetic-level hardware--software cosimulation for configurable multiprocessor platforms

Data remapping for design space optimization of embedded memory systems

Reducing complexity of multiobjective design space exploration in VLIW-based embedded systems

Reducing instruction cache energy consumption using a compiler-based strategy

A differential approach to inference in Bayesian networks

COBAYN: Compiler Autotuning Framework Using Bayesian Networks

Similar Documents

Clustering-Based Selection for the Exploration of Compiler Optimization Sequences

A script-based autotuning compiler system to generate high-performance CUDA code

GPU Performance and Power Tuning Using Regression Trees

Efficient architectural design space exploration via predictive modeling

Design space exploration using arithmetic-level hardware--software cosimulation for configurable multiprocessor platforms

Data remapping for design space optimization of embedded memory systems

Reducing complexity of multiobjective design space exploration in VLIW-based embedded systems

Reducing instruction cache energy consumption using a compiler-based strategy

A differential approach to inference in Bayesian networks

COBAYN: Compiler Autotuning Framework Using Bayesian Networks