NDLI: Energy- and area-efficient architectures through application clustering and architectural heterogeneity

Please wait, while we are loading the content...

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 13

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 12

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 11

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 10

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 9

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 8

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 7

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 6

Issue 4, October 2009

Issue 3, September 2009

Issue 2, June 2009

Issue 1, March 2009

Practical exhaustive optimization phase order exploration and evaluation

A SIMD optimization framework for retargetable compilers

Memory-level parallelism aware fetch policies for simultaneous multithreading processors

Energy- and area-efficient architectures through application clustering and architectural heterogeneity

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 5

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 4

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 3

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 2

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 1

Energy- and area-efficient architectures through application clustering and architectural heterogeneity

Content Provider	ACM Digital Library
Author	Brooks, David Strozek, Lukasz
Copyright Year	2009
Abstract	Customizing architectures for particular applications is a promising approach to yield highly energy-efficient designs for embedded systems. This work explores the benefits of architectural customization for a class of embedded architectures typically used in energy- and area-constrained application domains, such as sensor nodes and multimedia processing. We implement a process flow that performs an automatic synthesis and evaluation of the different architectures based on runtime profiles of applications and determines an efficient architecture, with consideration for both energy and area constraints. An expressive architectural model, used by our engine, is introduced that takes advantage of efficient opcode allocation, several memory addressing modes, and operand types. By profiling embedded benchmarks from a variety of sensor and multimedia applications, we show that the energy savings resulting from various architectural optimizations relative to the base architectures (e.g., MIPS and MSP430) are significant and can reach 50%, depending on the application. We then identify the set of architectures that achieves near-optimal savings for a group of applications. Finally, we propose the use of heterogeneous ISA processors implementing those architectures as a solution to capitalize on energy savings provided by application customization while executing a range of applications efficiently.
Starting Page	1
Ending Page	31
Page Count	31
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/1509864.1509868
Volume Number	6
Issue Number	1
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2009-04-02
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Efficient custom architectures Heterogeneous ISA processors
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient architectures through application clustering and architectural heterogeneity

Energy- and area-efficient architectures through application clustering and architectural heterogeneity.

Understanding fundamental design choices in single-ISA heterogeneous multicore architectures

Efficient architectures through application clustering and architectural heterogeneity (2006)

Efficient architectures through application clustering and architectural heterogeneity (2006)

Easy, fast, and energy-efficient object detection on heterogeneous on-chip architectures

Bridging functional heterogeneity in multicore architectures

Efficient architectures through application clustering and heterogeneity

Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures

Energy- and area-efficient architectures through application clustering and architectural heterogeneity

Similar Documents

Efficient architectures through application clustering and architectural heterogeneity

Energy- and area-efficient architectures through application clustering and architectural heterogeneity.

Understanding fundamental design choices in single-ISA heterogeneous multicore architectures

Efficient architectures through application clustering and architectural heterogeneity (2006)

Efficient architectures through application clustering and architectural heterogeneity (2006)

Easy, fast, and energy-efficient object detection on heterogeneous on-chip architectures

Bridging functional heterogeneity in multicore architectures

Efficient architectures through application clustering and heterogeneity

Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures

Energy- and area-efficient architectures through application clustering and architectural heterogeneity