NDLI: Formal Verification and Debugging of Precise Interrupts on High Performance Microprocessors

Content Provider	ACM Digital Library
Author	Alizadeh, Bijan
Copyright Year	2012
Abstract	The increased parallelism provided by Out-Of-Order (OOO) and superscalar mechanisms have made the control portion of advanced processors more complicated so that the state-of-the-art formal verification techniques for Register-Transfer-Level (RTL) and gate-level designs cannot scale to the complexity of such complicated processors. Moreover, verification and debugging of exceptions and external interrupts on such processors are nontrivial tasks. Because the exceptions arrival time, the external interrupt arrival time, as well as the microprocessor response time must be precise, verification and debugging require sophisticated hardware and software capabilities. This article proposes techniques for effective verification and debugging of cycle-accurate OOO processors in the event of exceptions and external interrupts. The results show that our techniques reduce the complexity of the verification and debugging processes by reducing the number of simulation cycles (3.3 × average reduction) and the number of state variables (8.7 × average reduction) to be traced for localizing bugs.
Starting Page	1
Ending Page	8
Page Count	8
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/2348839.2348841
Volume Number	17
Issue Number	4
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-10-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Formal verification Debugging Out-of-order processors Precise interrupt
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Test Generation for Precise Interrupts on Out-of-Order Microprocessors

High-level design verification of microprocessors via error modeling

Specification and verification of pipelining in the ARM2 RISC microprocessor

Debugging and optimizing high performance superscalar out-of-order processors using formal verification techniques

ATM switch design by high-level modeling, formal verification and high-level synthesi

Debugging RTL Using Structural Dominance

Formal verification in hardware design: a survey

Preventing interrupt overload

A Formal Approach for Debugging Arithmetic Circuits

Formal Verification and Debugging of Precise Interrupts on High Performance Microprocessors

Similar Documents

Test Generation for Precise Interrupts on Out-of-Order Microprocessors

High-level design verification of microprocessors via error modeling

Specification and verification of pipelining in the ARM2 RISC microprocessor

Debugging and optimizing high performance superscalar out-of-order processors using formal verification techniques

ATM switch design by high-level modeling, formal verification and high-level synthesi

Debugging RTL Using Structural Dominance

Formal verification in hardware design: a survey

Preventing interrupt overload

A Formal Approach for Debugging Arithmetic Circuits

Formal Verification and Debugging of Precise Interrupts on High Performance Microprocessors